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An experimental 30 Mbits/s digital microwave 
transmission system has been developed. This thesis 
embodies the circuit theory, design techniques, and 
implementation characteristics of the system.
The transmission system consists of the base­
band digital processes, as well as the RF subsystem in 
both the transmitter and the receiver. It employs a 
fast Adaptive Delta Modulator to encode analogue signals 
with sampling rates exceeding 30 MHz and bandwidths 
greater than 1 MHz.
The RF modulation technique is bi-phase shift 
keying with differential detection, and the digital RF 
modulator employs high speed switching PIN diodes to 
effect path-length switches which achieve switching 
speeds less than 5 ns.
Clock synchronization is achieved by a data- 
derived synchronization scheme, which employs scramblers 
and descramblers to achieve a transparent digital trans­
mission system.
Detailed tests have been undertaken on each compo­
nent. of. the system and on the entire system. The tests 
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1-1 THE FORMULATION OF THE PROJECT OBJECTIVES
Digital microwave transmission is a rapidly growing 
discipline within the communications engineering 
field. It has attracted a lot of attention from 
researchers, manufacturers and the telecommunications 
administrations worldwide, because of its superiority 
(in terms of transmission quality) over the conven­
tional frequency division multiplex-frequency 
modulation (FDM-FM) techniques.
There is a growing necessity to be familiar with 
the design, principles, manner of operation, and 
applications of digital microwave systems - thus 
providing the basis for the present work. In 
practice published documents in digital microwave 
transmission describe the general characteristics of 
the particular implemented systems [1.9] [1.12] [1.6] , 
but the circuit design effort is almost never
discussed.
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This thesis attempts to bring together the details 
on the circuit design of the various subsystems of 
a typical digital microwave transmission system.
It describes the development of the system from 
concept to design and hardware realization.
A typical digital microwave system consists of the 
transmitter digital subsystem and the RF subsystem 
as well as the receiver digital and RF processes.
In an effort to design and implement each of these 
subsystems, the essential concepts and the principle 
of operation of each element of subsystem are 
reviewed in order to formulate the appropriate design 
criteria, and assess the system performance degra­
dation.
Obviously a project of this size has to be limited in 
terms of how complex each element of the subsystem 
can be. Therefore, simplicity of circuitry has been 
made a prime design criterion, and consequently a 
basic RF keying technique has been selected.
The digital microwave link has to work at 4 GHz, with 
minimum bit rate of 10 Mbits/s and a maximum of at 
least 30 Mbits/s. A fast Adaptive Delta Modulator 
provides the analogue-to-digital interface, and has 
the capability to encode wideband analogue signals.
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!-2 APPROACH CONCEPTS
The main objective of the project is the physical 
realization of the digital microwave link whose block 
diagram is shown in Figure 1.1. In its development, 
the system was broken into four major subsystems for 
convenience in design and analysis. These were:
(1) the fast Adaptive Delta Modulation coder 
and decoder;
(2) the Regenerator which included the clock 
recovery circuits, scramblers and 
descramblers;
(3) the Differential Phase Shift Keying modu­
lation and demodulation; and
(4) the digital RF modulator.
In each of the subsystems, three major tasks were 
undertaken:
(1) a baseline study from published documents 
of the essential concepts and the principle 
of operation of the subsystem;
(2) the development of preliminary specifications, 
the design and implementation; and
(3) the performance evaluation. Since the system 
is a laboratory experimental model, some 
important parameters have been made deliber­
ately variable so that their impact on the 
system performance can be studied.
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Relevant measurement or test set-ups for each sub­
system have been briefly reviewed. Test signals 
for the individual subsystems were of the general 
type such as sine, square and triangular waves as 
well as bandlimited white noise, and finally tests 
were conducted on the overall digital transmission 
system.
5
The principle of digital representation of an 
analogue signal was known as early as 1938 with the 
development of Pulse Code Modulation (PCM) [1.8].
A successful practical system implementation was not 
achieved until 1962 with the introduction by the 
Bell Telephone Laboratories of the Tl system [1.7], 
which employed time-division multiplexing of PCM 
signals (TDM-PCM), and had a capacity for 24 digital­
ized speech channels, and operated at a bit rate of 
1.544 Mbits/s.
The successful introduction of the Tl system provided 
the needed impetus for application of digital tech­
niques to radio relay systems. Just as important, 
however, was the development of microwave semi­
conductor devices, and the advances in microwave 
integrated circuits which enabled successful digital 
control of microwave signals. Other factors which 
have fostered the development of high speed digital 
microwave relay systems, and contributed to their 
present highly competitive position as a viable 
alternative to the conventional FDM-FM techniques, 
include:
• the fast growth of telecommunications traffic that 
can be handled digitally such as high speed 
data, digitized speech and television [1.1][1.3];
1-3 DIGITAL MICROWAVE SYSTEMS
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• the high costs of the FDM multiplex terminals
[1.6].
Digital microwave systems operating in the early 
1970s were mainly of experimental status [1.17], and 
they operated in the bands 2, 4, 6, 8 and 11 GHz in 
the U.S.A. and Japan [1.11]. Most of these systems 
were multilevel broadband modems designed to be 
compatible with the existing FM radio systems [1.16],
More sophisticated modulation techniques were 
developed, and consequently we have seen a gradual 
progression from binary phase shift keying (BPSK), 
through quadrature phase shift keying (QPSK) and 
8-level phase shift keying (8-PSK), and now to 
16-level quadrature amplitude modulation (16-QAM) 
and 7-level quadrature partial response (QPR) modu­
lation [1.12] [1.17] .
Now digital microwave radio systems have become an 
integral part of the total high capacity voice and 
data transmission in many countries [1.4], Even 
though at present the position is such that most 
major terrestrial line-of-sight and satellite 
microwave systems still employ the conventional 
FDM-FM techniques, the trend in new systems is such 
that an overwhelming majority employ digital tech­
niques. Feher [1.4] predicts that if the present 
trend continues, all new system additions should be 
digital by 1990.
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Digital transmission offers several advantages over 
the FDM-FM systems, and these are well documented in 
literature [1.3]. A few bear repeating here:
(1) Lower Costs :
The use of large scale integration techniques 
reduces the cost of the digital multiplex 
terminals. Digital systems also have lower 
maintenance costs.
(2) Simplified Circuit Design:
The use of integrated circuits eases design. 
Direct signal processing is easier, for 
example, scrambling.
(3) Less Susceptibility to Interference:
Digital system can attain toll quality voice 
performance (bit error rate of 10 7) with 
carrier-to-noise ratio of 20 dB [1.10].
(4) Digital Regeneration:
Digital signals are regenerated at the 
repeaters rather than simply amplified, thus 
removing the noise from the previous hops.
(5) No Intermodulation Products:
Digital modulation of a radio takes the form 
of a phase or frequency shift of a single 
carrier in discrete steps - therefore there 
is no generation of intermodulation products 
as a result of nonlinear interaction of a 
number of dominant subcarriers as in FDM-FM.
ADVANTAGES OF DIGITAL TRANSMISSION
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(6) No Data Loading Effects:
Digital systems operate continuously at the 
maximum bit rate (that is, 100% loaded with 
data)• Consequently,the performance is 
independent of the number or type of channels 
in use at any time [1.13].
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The block diagram of Figure 1.1 shows an end-to-end 
signal path of the implemented digital microwave 
system. The input analogue signal is first band- 
limited, and then coded by the fast Adaptive Delta 
Modulator (ADM) into a digital signal. The reverse 
process is done at the receiver-by the ADM decoder, 
followed by a low-pass filter.
The ADM coder generates a clock which controls all 
the digital processes, and determines the bit rate 
of the system.
The digital bit stream is coded for differential 
phase shift keying modulation by a DPSK logic, placed 
onto the microwave carrier by the digital RF modulator, 
and then transmitted. The microwave receiver carries 
out a frequency-conversion in the incoming microwave 
carrier signal, which is then demodulated by the DPSK 
demodulator.
To regenerate the bit stream in the data regenerator, 
a clock which is synchronized with the coder clock 
is required. Since the coder clock is not trans­
mitted together with the information, the required 
receiver clock is derived nonlinearly from the 
demodulated data stream by the clock recovery circuit. 
In order to aid the nonlinear clock recovery processes, 
a random bit stream is required, hence a scrambler has
THE DEVELOPED DIGITAL MICROWAVE SYSTEM






been employed, and consequently, a descrambler in 
the receiver to derandomize the data stream.
The effects of the transmission channel are minimized 
by Error propagation Limiter circuits in both the 
transmitter and the receiver.
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1.5 DELTA MODULATION
1.5.1 INTRODUCTION TO CODE MODULATION
Since most of signals carried by communication 
systems are inherently analogue in nature, some form 
of analogue-to-digital conversion is required to 
convert them to a digital representation form. Code 
modulation refers to a group of analogue-to-digital 
conversion techniques which code the analogue signal 
into a discrete-time, discrete-amplitude representa­
tion.
The analogue signal is first bandlimited, and then 
sampled at a rate at least twice the highest 
frequency in the bandlimited signal in accordance 
with the Sampling Theorem. The samples are quan­
tized and then finally encoded into an n-bit code, 
where n is the number of bits required to provide 
the desired resolution.
There are basically three code modulation techniques, 
namely:
• Pulse Code Modulation (PCM);
• Differential Pulse Code Modulation (DPCM); and
• Delta Modulation (DM).
In PCM the amplitude range of the coder is divided 
into discrete 2n levels (the quantization levels) 
and each level is represented by a unique n-bit
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codeword. The process of quantization approximates 
each sample to the nearest quantization level, and 
the process of modulation is completed by trans­
mitting each of the n-bit coded words to the 
receiver, where a digital-to-analogue process 
produces an analogue output approximating the 
original input signal [1.8],
DPCM is a form of PCM in which the change of ampli­
tude of the input signal from one clock instant to 
the next is encoded into an n-bit code instead of 
encoding the absolute signal amplitude as in PCM.
The DPCM coder consists of the local decoder, which 
reconstructs the transmitted signal in one bit period, 
compares it with incoming input signal, and then 
encodes the difference and transmits it [2.26],
Delta Modulation (DM) is a form of DPCM in which the 
change of the input amplitude from one clock instant 
to the next is encoded into a 1-bit code. Since 
only 1 bit of information is transmitted at each 
sampling instant DM provides, conceptually, the 
simplest digital coding technique. It has attracted 
much attention from both theorists and experiment­
alists alike [2.58], and attained such great 
significance as a digital coding technique in 
communications systems that it has tended to be 
regarded as a separate code modulation technique in 
its own right.[2.7].
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lo 5.2 THE CONCEPT OF DELTA MODULATION
The operation of a basic DM communication system as 
shown in Figure 1.2 has been well outlined in liter­
ature [2.2][2.7]. The transmitter consists of a 
low-pass filter, a comparator, an amplitude filter 
and a local decoder.
The local decoder reconstructs the input signal from 
the transmitted bit stream, and its output is 
compared with the bandlimited incoming analogue 
signal in the comparator. The difference signal is 
amplitude-limited and then sampled, quantized and 
encoded into a 1-bit code by the D-type flip-flop 
which is clocked by a stable clock at the required 
bit rate. The output bit code is transmitted into 
the channel from which an analogue signal similar to 
the output of the local decoder is reconstructed by 
the receiver DM decoder and passed through a low- 
pass filter to produce an analogue output which 
closely approximates the original analogue input 
signal.
It can be seen that a DM system is basically a feed­
back system. The local decoder increases or 
decreases its output to track the input signal, in 
accordance with the transmitted bit code, *0' or 1l1. 
At each sampling instant only a single bit is trans­
mitted, and it carries information about the polarity
Receiver
Fig .1.2: Block Diagram of a
Delta Modulation System
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of the difference signal but not about the actual 
magnitude of this difference signal. Thus, the 
local decoder can only increase or decrease its 
output, depending on the transmitted code in an 
attempt to track the input signal. Since such 
insufficient information is transmitted at each 
sampling instant, it is necessary to carry out 
the sampling process at frequencies higher than 
the Nyquist rate (2-12 times) [2.64], in order to 
provide some degree of correlation in the output 
bits.
In the basic DM system, the local decoder consists 
of a single integrator. Therefore, during each 
sampling period, the integrator increases or 
decreases its output by one fixed step (the quan­
tization step) in order to track the input, 
resulting in a staircase approximation to the input, 
as can be seen in Figure 1.3. In the past, RC 
integrators were employed [2.2], resulting in a 
decoder output which consisted of a linear segment­
approximation to the input, hence basic DM systems 




1.5.3 LIMITATIONS OF DELTA MODULATION
Two types of limitations inherent in the manner of 
operation of Linear Delta Modulation can be distin­
guished [2.5]# namely:
• granular (idle) noise; and
• slope overload distortion.
In the LDM system (Fig.1.2), the quantization step 
size (A) is fixed; therefore, the local decoder 
output at the r-th clock instant, y , can only assume 
discrete values (quantized levels) which are multiples 
of A. Hence we have quantization noise as found in 
PCM. However, once the input signal at the r-th 
clock instant, x̂ ., has a slope greater or less than 
the constant average slope of y , the two forms of 
signal distortion peculiar to DM systems, as noted 
above, result.
Granular noise results when yr with a fast slope 
attempts to track xr around a region where the wave­
form of xr has a flat slope characteristic. In this 
case, yr hunts around x^ with an oscillation of peak 
amplitude equal to the step size, and a frequency 
equal to one half the sampling frequency. Slope 
overload distortion occurs when yr with a slow slope 
attempts to track x^ with a fast slope characteristic. 
The constant average slope of an LDM system with a
sampling frequency of f is Af , and a sinewave inputs s
signal with amplitude of A and frequency of f has a
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maximum slope of 2irAfm . A necessary condition to 
avoid slope overload is, therefore:
Af > 2irAf s — m
whereas a necessary condition to minimize granular 
noise is:
Af < 2TrAf s — m
Thus these two equations are in opposition to each 
other; and for a fixed sampling frequency, fixed 
input frequency and amplitude both granular noise 
and slope overload distortion are controlled by the 
step size. Slope overload distortion predominates 
at small step sizes, and granular distortion at 
large step sizes. Detailed work on granular noise 
and slope overload distortion has been done by 
Van der Weg [2.41], Goodman [2.56], Greenstein [2.54] 
and Slepian [2.43].
LIMITED DIEAMIC RANGE
If we define the total quantizing noise of a Delta 
Modulator as the sum of the granular noise and slope 
overload distortion, we observe that a plot of 
signal-to-quantizing noise ratio (SQNR) against the 
relative input signal at one particular frequency, 
as done by Tomozawa and Kaneko [2.1], exhibits a 
sharp maximum at one particular input amplitude.
This corresponds to the input amplitude for which
20
the step size is optimum. The magnitude of the 
peak SQNR increases with increasing sampling fre­
quencies as can be seen from Figure 1.4, adopted 
from O'Neal [2.5].
If we adopt the SQNR as a figure of merit for a DM 
system, then from Figure 1.4, we can make the 
following observations:
• SQNR falls rapidly on both sides of the 
maximum;
• to the left of the maximum, granular noise 
predominates and to the right, slope over­
load predominates;
• if we define the dynamic range of the DM 
coder as:
DR = 20 log(x!/x2)
where xi and x2 are the r.m.s. values of 
the input signal for which the SQNR falls 
by 3 dB relative to the peak value, then 
we observe that the dynamic range of these 
'tuned' maxima is small; and
• the dynamic range is also independent of 
the sampling frequency.
Because of this limited dynamic range, an LDM coder 



















1 2 4 8 16 32 64 128 256
NORMALISED STEP SIZE - kF s
(F = ratio of sampling frequency 
' to bandwidth, and k = integer)
rig.1.4: SQNR vs step size 
(Adopted from 0'Meal [2.5])
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1.5.4 COMPANDING IN DELTA MODULATION
In LDM systems, the locally decoded signal can only 
track the input signal in fixed steps, as explained 
in the previous section, and this brings about the 
phenomenon of slope overload as well as idle noise, 
both of which severely limit the dynamic range of 
LDM systems.
Theoretical results by O’Neal [2.5] indicate that 
PCM and DPCM coders offer higher SQNR’s and wider 
dynamic ranges than LDM systems, and practical 
measurements by Kikkert[2.77] confirm this. This 
advantage stems from the fact that both modulation 
techniques have inherent ability to grade the step 
size to suit the amplitude excursions of the 
incoming signal. The technique of varying the 
step size to suit the incoming signal is called 
companding, and the DM systems that employ this 
technique are called Adaptive Delta Modulation (ADM) 
systems.
ADM systems reduce granular noise by providing small 
step sizes to track small changes in the signal 
amplitude and also reduce slope overload by providing 
large step sizes to track large changes in the input 
amplitude. As noted in the previous section, maximum 
SQNR is achieved at only one step size for a given 
input amplitude , companding attempts to vary the step 
size towards the optimum for varying input amplitudes
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and thereby achieving maximum SQNR over a wider 
dynamic range.
Thus a key design feature of an ADM system is the 
formulation of the step-size adaptation law 
(companding algorithm), by which the step size is 
varied to match the input signals - an ideal compan­
ding algorithm gives the ADM coder a wide flexibility 
to determine its own optimum performance under 
varying input signal conditions.
The various methods of effecting companding in DM 
systems can be broken into:
• linear signal processing at the input to 
the DM coder; and
• a predictor (integrator) in the feedback 
path.
L I N E A R  S I G N A L  P R O C E S S I N G  A T  THE C O D E R  I N P U T
This is the conventional method of effecting compan­
ding, often referred to as c o m p a n d i n g  wit h  
i n c o m p l e t e  c o n t r o l [2.64]. In this case the DM 
coder is preceded by a compressor and the decoder 
followed by an expander. This method can be effec­
tive for LDM: since optimum performance is achieved 
over a narrow range of the input signals, and the 
compressor can be designed to limit the amplitude 
excursions of the input signals to within the 
dynamic range of the coder. This technique is
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analogue by its very nature, and is also not suitable 
for wideband applications, hence it has not been 
preferred in this project.
A P R E D I C T O R  I N  T H E  F E E D B A C K  P A T H
This technique involves having a predictor (in the 
feedback loop) whose step size is changed in accord­
ance with some companding algorithm. The formulation 
of the algorithm is based on the information derived 
from monitoring:
(a) the input analogue signal - feedforward 
control of the step size;
or
(b) the output bit code - feedback control 
of the step size.
The feedforward technique of controlling the step 
size involves a signal predictor at the input to the 
DM coder. This predictor provides a rapid indication 
of the changes in the signal slope through the higher 
derivatives of the input, and the companding algo­
rithm is based on this information. This technique 
is sometimes referred to as c o m p a n d i n g  w i t h  c o m p l e t e  
c o n t r o l [2.64]. The advantage of this technique is 
that it attempts to forestall slope overload or gran­
ular noise, and its disadvantage is that a second 
channel is now required to carry the companding 
information [l.l]. For this reason it was not 
preferred in this project.
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The feedback control of step size has been highly 
emphasized since the mid-1960s [2.3] up to the 
present time [2.49]. It derives companding infor­
mation from the output bit stream. A long sequence 
of identical bits indicates a slope overload 
condition, and an alternating 11010....' sequence 
indicates granularity. Since companding information 
\ is derived from the transmitted bits, accurate
reconstruction of the companding control signal is 
possible at the receiver without an auxiliary channel 
for carrying companding information; for this 
reason this is a preferred technique and has been 
employed in this project.
1.5.5 ADVANTAGES OF DELTA MODULATION
The major attributes of DM can be outlined as 
follows:
(1) DM provides a simple coding process which 
makes the A/D function primarily a digital 
function - the quantization process depends 
on a well-defined step size. Hence it is 
often used to derive PCM coders [-2.44] [2.47].
(2) DM decoders decode the digital signal bit- 
by-bit, hence only bit synchronization is 
needed, simplifying the clock recovery 
circuits.
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(3) DM offers a greater flexibility in the 
choice of bit rates - in our case, for 
example, the bit rates can be varied from 
10 Mbits/s to 30 Mbits/s to obtain the 
desired quality without modifying the 
modulator.
(4) DM is less vulnerable to transmission 
errors since a bit error causes a small 
amplitude deviation.
(5) Sampling is carried at high frequencies 
(12 times the bandwidth of the analogue 
signal, for example), hence the decoding 
low-pass filters are simplified. And 
since granular noise occurs at a frequency 
equal to half the bit rate, it can be 
almost eliminated by the decoding low-pass 
filters which have bandwidths equal to the 
bandwidths of the input signal.
(6) DM implementation is compatible with the 
low-cost integrated circuits [2.37] and 
the realization of single-chip single­
coder per channel is facilitated.[2.45].
CHAPTER TWO
A FAST ADM CODER
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CHAPTER 2: A FAST ADM CODER
2.1 INTRODUCTION
This Chapter deals with the design, implementation 
and performance evaluation of an Instantaneously 
Adaptive Delta Modulator (IADM). Digital techniques 
are employed, and companding is achieved by a non­
linear counting process. The coder has capability 
to encode signals (600 mv, peak-to-peak) from DC to 
1 MHz with an equivalent PCM encoding resolution 
greater than 6 bits. The sampling frequencies can 
be varied from 10 MHz to 30 MHz without modifying 
the coder.
2.1.1 THE DESIGN OF DM SYSTEMS
Today the DM systems are employed widely in various 
communications including the subscriber loop network 
[2.62] and military communications [2.7], but the 
design of optimum DM coders still poses several 
challenges to the circuit designer, particularly for 
broadband applications [2.39].
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Several contributions to the study of DM systems 
have been made in the past [2.1] to [2.60], but only 
a few researchers have attempted to give a satisfac­
tory theoretical approach to the subject [2.13] [2.58] 
[2.59], Compared to PCM, the mathematical descrip­
tion of even the simplest single integration, fixed 
step-size Delta Modulation is more difficult, as is 
acknowledged by several researchers [2.13] [2.7] [2.16] 
[2.43][2.42], hence the apparent simplicity of Delta 
Modulation is deceptive from this point of view.
Delta Modulation provides a highly nonlinear system. 
It can be seen as a closed-loop sampled data control 
system with conditional nonlinearities in the feed­
back path - an effect compounded in companded DM 
systems. Even with a single sine-wave input the 
error signal is a complex non-deterministic wave­
form [2.57].
To design and finally implement a system, a set of 
equations relating the required performance criteria 
to the basic system parameters is generally avail­
able. This mathematical model provides a basis for 
system performance prediction and optimization. 
Because of the nonlinear nature of ADM systems, the 
wide variety of possible companding algorithms and 
the absence of general tools for handling random 
processes in nonlinear systems with memory, few 
definite analytical conclusions can be made concer­
ning the behaviour of ADM systems [2.71][2.42] [2.40].
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As a result, many important results in the subject 
are in the form of approximate empirical expressions 
[2.36], and analytical models that are amenable to 
rigorous mathematical analysis are obtained on the 
basis of several simplifying assumptions and ideal­
isations [2.41], Such models have limited practical 
usefulness since they only predict system response 
for a selected set of system parameters, and extra­
polation to other parameters not included in the 
models is generally not possible or leads to poor 
correlation between the predicted and the actual 
performances [2.71]. Consequently some researchers 
have resorted to computer-based trial and error 
techniques [2.5][2.12][2.53][2.28][2.64], while 
others have adopted a purely experimental approach 
[2.16] [2.20] [2.22]12.19] [2.48] [2.38].
In this project we are concerned with the design of 
a fast ADM system; an interesting feature of such 
systems, as noted by Steele [2.7], is "their resis­
tance to mathematical analysis which means they are 
frequently conceived rather than designed." In 
addition, their design is complicated by a variety 
of performance criteria which are in conflict with 
each other. Our case is a point-to-point type of 
communication link designed for laboratory condi­
tions, hence the objective has been to optimize 
both the SQNR and the dynamic range. And because 
the mathematical analysis of fast ADM systems has
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not been very successful until now - we have opted 
for an experimental approach.
G E N E R A L  S Y S T E M  O B J E C T I V E S
We are interested in encoding wideband signals of 
general type, that is, sinewaves, square and 
triangular waves with a fast ADM coder. The coder 
should exhibit the following desirable characteris­
tics:
• capability to operate over a range of 
sampling frequencies, with minimum sampling 
frequency of 10 MHz and maximum of 30 MHz;
• the quality of transmission to be equivalent 




• large dynamic range.
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2-2 FAST ADM SYSTEMS
2.2.1 INTRODUCTION
Depending on the companding algorithm employed, ADM 





S Y L L A B I C  C O M P A N D I N G  D M  S Y S T E M S  (SCADM)
In Syllabic Companding ADM Systems, the step-size is 
varied slowly in a continuous manner in accordance 
with the average power of the input signal. However, 
the slow speed of the step-size adaptation algorithm 
(5 - 10 ms for speech) tends to:
- favour analogue integration to produce
/the step size [2.18];
- decrease granularity noise in the analogue 
output at the cost of significant increase 
in slope overload distortion;
- make a syllabic companded DM coder unsuitable 
for wideband applications.
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In Instantaneous Companding ADM systems, the deci­
sion about the magnitude of the step size is done 
on a bit-by-bit basis, depending on the current and 
the previous bits. Figure 2.1 shows a block diagram 
of a basic IADM system. The Companding Logic Net­
work has a formulated algorithm which controls the 
step size in accordance with the history of the 
output bit sequence.
IADM provides a favoured encoding system for our 
purposes and therefore constitutes a major part of 
this project. However, it does suffer from three 
disadvantages as compared to SCADM, and these are:
(1) a fast adaptive scheme reduces the 
available SQNR? this does not happen 
with SCADM systems [2.49];
(2) IADM systems are much more sensitive 
to channel errors than SCADM systems?
(3) mistracking between the coder and decoder 
companding algorithms leads to degrada­
tion in output signal-to-noise ratios 
(SNR's) since it results in nonlinear 
distortion [2.64].
INSTANTANEOUS COMPANDING ADM SYSTEMS (IADM)
Hybrid Companding ADM systems employ a combination 
of both syllabic and instantaneous companding 
schemes; such systems are described in detail by 
Magill and Un [2.29],
C O M P A N D I N GI N T E G R A T O R
LOGIC
OJu>
Fig.2.1: The Block Diagram of 
a Basic IADM System
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The first form of IADM system was that proposed by 
Winkler, in her High Information Delta Modulation 
(HIDM) [2.25], The companding law for the step- 
size generation was: 1-2-4-8 . .., that is, double 
the step size whenever two identical bits appear 
consecutively in the output bit stream, or halve 
the step size when a complementary bit appears.
She was able to encode a television signal using 
this scheme [2.21],
Bosworth and Candy [2.16] proposed a scheme in which 
the step size is increased if the transmitted bit is 
the same as the previous one, and the appropriate 
increase of step size is determined by the 
companding law: 1-1-2-3-5-5- ... That is, if a 
sequence of identical bits is detected in the output 
code, the step size is multiplied by the above fac­
tors in succession, butxafter the fifth identical 
bit the step size is increased by factor of 5 only. 
However, if a complementary bit is received the step 
size is reduced to the minimum step size.
Abate [2,10] proposed a system which consisted of
different gains, G2 , G3, , ... Gm in the feedback
loop, and in response to a sequence of identical bits
the step size changes consecutively from A, G2A, G3A,
G A, where: m
2.2.2 THE DEVELOPMENT OF IADM SYSTEMS
G^ A •  •  •
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G2 < G3 < G4 < ... Gm
and m is the bit-memory length of the companding 
logic. When a complementary bit is received in the 
companding logic, the step size is decreased incre­
mentally. The polarity of the feedback step is 
identical to the polarity of the transmitted bit. 
This system is identical to Winkler's HIDM if G2,
G3 ... are replaced by 1, 2, 4, 8 ... respectively.
Jayant [2.12] proposed a 1-bit memory ADM system.
In this system the step size is changed at each 
sampling instant by one of two specific factors, P 
and Q, according to the states of the current bit 
and the previous bit. The system is said to have 
one-bit memory because it stores the last one bit 
and compares it with the present bit.
If the current and the previous bits are denoted by 
Qr and  ̂respectively, then Jayant's strategy is 
to compare Qr and to detect probable slope
overload (Qr = Q and probable granularity
(Qr 7* Qr-1) . If Qr = Qr_1 the previous step size 
is multiplied by the factor, P, and if Qr ^ Q 
it is multiplied by Q. The constants, P and Q, are 
critical parameters. They depend on the type of 
signal being encoded. However, to track fast 
transients in the input signal, and also to converge 
to a constant input signal, Jayant found by computer 
simulation that the necessary conditions are P > 1 
and Q < 1, and that for stability, P • Q <_ 1.
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Earlier digitally companded ADM systems such as 
those proposed by Greefkes [2.17], Bosworth and 
Candy [2.16], Kikkert [2.18], Daugherty [2.20] and 
Hauser and Zarda [2.19] were digital in so far as 
the implementation of the companding algorithm was 
concerned. The step-size generation and the inte­
gration were analogue.
Analogue integration poses the following problems:
(1) Precision components are required since 
analogue components are sensitive to 
parameter, power supply and temperature 
variations. Hence accurate step size 
cannot be guaranteed,with time in both 
the transmitter and the receiver creating 
a matching problem between the transmitter 
and the receiver companding circuits, 
particularly if they are at different 
locations and temperatures.
(2) Variation of the output pulse-width has 
been found to deteriorate the output 
SQNR's of a DM coder [2.1]. Normally in 
analogue integration very narrow pulses 
have to be used and they are of both 
positive and negative polarity and have 
to be balanced in width and amplitude to 
within 20% [2.33] and then the desired
2.2.3 DIGITAL IMPLEMENTATION OF IADM SYSTEMS
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one is switched into the integrator to 
produce a positive or negative step size.
These pulses are relatively easy to be inad­
vertently modulated in height and width by 
any nonlinearities existing in the DM system, 
leading to degradation in SQNR performance.
These problems are eased by digital implementation,
which provides the following advantages:
(1) Step size can be controlled accurately, hence 
problems of step imbalance are almost elimin­
ated.
(2) A better matching of the companding algorithms 
at transmitter and receiver, and a higher 
system noise immunity are achieved since the 
system becomes more tolerant to mismatch 
problems caused by parameter variation due to 
component aging, DC-drift, and temperature 
changes.
(3) A large companding ratio can be obtained with 
relative ease without any resultant system 
instabilities [2.64].
(4) The system can be made more flexible for tests 
and experimentation and the desirable non­
linearities can be easily incorporated into 
the circuit to improve stability or the dynamic
range.
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(5) Because of the decreasing costs of digital 
integrated circuit devices, a sophisticated 
high performance ADM coder can be achieved 
without much sacrifice in cost.
2.2.4 THE IMPLEMENTED IADM CODER
Figure 2.2 shows the block diagram of the realized 
IADM coder and Figure 2.3 the functional digital 
realization of it. A description of its manner of 
operation follows.
The comparator compares the input analogue signal 
with the predicted value in the feedback loop. The 
difference is amplified, amplitude-limited, 
quantized and then encoded into a one-bit binary 
code by the D-type flip-flop. The output is a ’l1 
if the analogue signal is greater than the quantized 
predicted signal, and 'O' if otherwise. This output 
bit code is fed to the scrambler and also distributed 
to the integrator and the companding logic. A 
digital integrator which consists of an up/down 
counter and a digital-to-analogue converter is 
employed. The companding logic network monitors the 
output bit code, and depending on the formulated 
companding law and the history of the output bit 
code, changes the step size of the digital integrator 
by modifying the counting process of the bidirec­
tional counter.
















Fig.2.3 : A Functional Block 










A stable clock determines the bit rate of the system 
and controls the sampling process of the D-type 
flip-flop, as well as clocking the up/down counter 
and the companding logic network.
The operation of the DM decoder is essentially the 
same as that of the coder, with the exception that 
there is no comparator in the decoder. The same 
bit stream is available to both the receiver 
decoder and the local decoder, and therefore the 
quantized analogue output of the receiver decoder 
should be identical to that of the local decoder, 
and consequently the analogue output of the low-pass 
filter should closely approximate the original input 
signal. _
The following sections detail the design and imple­
mentation of each of the functional units in Figure
2.3.
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2.3 DESIGN AND IMPLEMENTATION
2.3.1 PARAMETER SELECTION
The primary parameters which have been chosen inde­
pendently , even though they affect the system 
performance in different ways, are:
• the type of companding (which has been chosen 
to be instantaneous companding with nonlinear 
counting);
• the sampling frequency (which has been chosen 
to be between 10 and 30 MHz);
• the companding ratio;
• the type of integration.
THE C O M P A N D I N G  R A T I O
The companding ratio is by definition the ratio of 
the largest step size to the smallest step size.
It is a measure of the dynamic range advantage 
resulting from the companding algorithm, hence if 
an extension of the dynamic range is required, the 
companding ratio has to be increased.
The selection of the companding ratio is governed 
by three factors:
(1) the required dynamic range;
(2) the complexity of the resulting ADM circuitry;
(3) the desired system error performance.
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A small companding ratio results in high SQNR's but 
limited dynamic range, whereas large companding 
ratios result in limit cycles and consequently, 
reduced SQNR's but wider dynamic ranges. A trade­
off situation exists between SQNR and dynamic range, 
and the optimum will depend on the intended appli­
cation of the DM coder. In general, for wideband 
applications companding ratios of 13 dB are not 
uncommon [2.16]. In our case a companding ratio 
of 24 dB was the design goal, and is thought to be a 
reasonable compromise for a practical digital IADM 
employed for wideband applications.
T E E  T Y P E  OF I N T E G R A T I O N
A single integration DM (SIDM) system is uncondi­
tionally stable [2.70], but has a disadvantage of 
low SQNR's. Double integration DM (DIDM) systems 
have higher peak SQNR's but have stability problems 
[2.63] [2.64].
By assuming that speech can be represented by a 
single 800 Hz sinewave, de Jager [2.2] empirically 
derived formulae for peak SQNR for both SIDM and 
DIDM as:
f 3/2
(SQNR)peak = °i T77-I72 for SIDM
* o
f 5/2




c 2 = 0.026
fs =' the sampling frequency
f = audio frequency signal
fo = audio bandwidth
Thus the DIDM advantage over SIDM for higher 
sampling frequencies becomes obvious. However, even 
if the stability problem is overcome, DIDM is less 
suitable for fast adaptive algorithms with large 
step-size changes, since the resulting large over­
shoots degrade the available SQNR's [2.50]. We 
have employed single integration in this project 
because of its compatibility with digital integra­
tion.
THE C O M P A N D I N G  A L G O R I T H M
The key features of a companding algorithm are:
(1) the bit-memory length - which is the number 
of bits taken into account before deciding 
a step-size change;
(2) the up/down ratio - the ratio of the number 
of successive idential bits ('l') after which 
the step size is increased to the ratio of 
the number of identical bits, '0*, after which 
the step size is decreased.
(3) the step-size change factor.
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IADM systems with short bit-memory lengths, like the 
Jayant 1-bit memory system, have a problem of limit 
cycles and a low tolerance to transmission errors.
On the other hand, large bit-memory lengths give 
high SQNR's but reduced slope overload capability.
We have selected a bit-memory length that can be 
varied from 4 to 7 bits allowing the selection of 
the desired tolerance to transmission errors.
The up/down ratio, ni/n£, means that the step size 
is increased after nx identical bits (111) and 
decreased after n2 identical coinplementary bits (1 0 1) . 
Thus Jayant's scheme described above has 1/1 up/down 
ratio - as described before, such systems have a 
limit cycle problem. From experimental measurements 
done by Eggermont and Dijkmas [2.50] we conclude that 
slowing down the decrease of step size (nx < n2) 
results in degradation of peak SQNR, and slowing down 
the increase of step size (nx > n2) contributes a 
strong harmonic component to the quantizing distor­
tion, and that the best performance is obtained for 
symmetrical increase and decrease algorithms. Our 
system consists of a symmetrical increase and decrease 
algorithm with selectable up/down ratios: 4/4, 5/5, 
6/6, and 7/7.
As will be seen in Section 2.4.3 and Section 2.5.1, 
the step size change factors are four: 1, 6, 10 and 
16, where the smallest step size is normalised so
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that it is unity. As expected, the small step size 
change gives the highest peak SQNR but also the 
slowest response.
2.3.2 LOOP DESIGN CONSIDERATIONS
i
Loop design is important in fast ADM systems which 
operate at high sampling rates, since proper opera­
tion of the coder requires that the decision taken 
in one clock instant be propagated around the feed­
back loop in time to fully influence the decision 
of the D-type flip-flop in the next clock, otherwise 
the effective speed of the companding algorithm is 
impaired. Thus, the control of propagation delay 
around the loop becomes a major design consideration 
at high sampling rates.
Figure 2.4 shows the hardware realization of the DM 
loop components, and these are: the sampling D-type 
flip-flop; the up/down counter; the ECL-TTL trans­
lator; the DAC; and the forward path. In order 
to minimize the propagation delays, the following 
steps were taken:
(1) Only high speed logic devices have been 
employed. In the forward path the propa­
gation is 9 ns (Section 2.3.3) and in the 
feedback path, it is 31 ns (Section 2.3.4).
(2) The pattern detector has been put outside the 
feedback loop, hence its propagation delay 
does not degrade the loop response.
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Other factors which can inhibit fast propagation of 
information around the loop are the comparator 
hysteresis and the Schmitt trigger hysteresis. 
Comparator hysteresis slows down the response of 
the comparator for a large difference in the input 
signals, and it is proportional to the gain of the 
amplifier [2.22], Hence comparator hysteresis is 
controlled by use of inherently high speed devices, 
and a sufficiently low voltage gain. For the 
comparator employed, pA733, a gain of 10 was found 
to give negligible differential overdrive recovery 
times.
Hysteresis in the Schmitt trigger can be controlled 
by a sufficiently high gain in the forward path in 
order to make the hysteresis width small relative to 
the step size. For our case, the hysteresis width 
was approximately 200 mV and the forward path gain 
was 300 mV, making the effective hysteresis of the 
trigger 2-3 mV. The step size employed was 4 mV.
2.3.3 THE FORWARD PATH
The forward path consists of the high speed compar­
ator, the error amplifier, the Schmitt trigger, and 
the D-type flip-flop as can be seen in Figure 2.4. 
Table 2.1 shows the type of IC * s employed in the 




Function IC Type delay
(Typical)
comparison VA 733 2..5 ns
error amplifier 2 x MC-10116 2 X 2.2 ns
Schmitt trigger MC-10116 2.► 2 ns
D-type flip-flop MC-10131 3.,3 ns(sampling)
The comparator is operated at a voltage gain of 10 
and interfaced with the ECL error amplifier, MC-10116, 
with a resistive TTL-ECL translator with a gain of 
h* The error amplifier (2 x MC-10116) has a 
forward gain of approximately 60, and a total propa­
gation delay of 4.4 ns. The Schmitt (1 x MC-10116) 
has a propagation delay of 2.2 ns and hysteresis of 
200 mV. Thus the total propagation delay from the 
comparator to the input of the sampling flip-flop 
is approximately 10 ns.
2.3.4 THE INTEGRATOR
There are several ways of providing digital integra­
tion in DM systems [2.74]; these include the up/down 
counter, the bidirectional shift register, and the 
adder plus register, all of which are followed by a 
DAC that generates the required quantizing charac- 
terestic. A digital integrator provides a near
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perfect integration since it has infinite memory. 
Because of this fact, it has not been popular, as 
transmission errors do not decay to zero. In con­
ventional analogue integration systems [2.2] slow 
leakage in the analogue integrators allowed errors 
to decay with a defined time constant.
The advantages of digital integration are the 
precise control of the step size, and the ease of 
providing companding algorithms. One strong 
reason for using digital integration was the need 
for a coder which could operate over a wide range 
of sampling frequencies without modification. In 
analogue integrators, the step size depends on the 
integration interval, that is, the clock period; 
therefore if the clock period is changed, the step 
size changes unless the integrator is modified, 
whereas in digital integration the step size depends 
on the resolution of the DAC, and will be constant 
depending only on the bandwidth of the DAC. In the 
receiver, digital integration allows the digital-to- 
analogue conversion to be left to the very last stage 
in the signal processing, avoiding the use of high­
grade amplifiers and carefully matched pulses.
We have implemented a digital integrator which uses 
an up/down counter. The up/down counter feeds to an 
8-bit DAC. Since the counter has ECL-output levels 
and the DAC requires TTL input levels, an 8-input
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8-output ECL-to-TTL translator is required. Table 
2.2 summarizes the components employed in the digi­
tal integrator.
TABLE 2.2
Function Propagation delay Logic type
Counter MC-10137 4 ns ECL
Translator MC-10125 4.5 ns ECL-TTL
DAC HDS-0820 20 ns TTL
T H E  I N T E G R A T I O N  C H A R A C T E R I S T I C
The up/down counter consists of two 4-bit decade 
counters tied together synchronously, hence the 
counter counts to 100. The output of the two 
counters is an 8-bit binary code which drives the 
DAC whose mode of operation is 'straight binary', 
hence the integration characteristic has discontin­
uities after every 10 clock pulses, as seen in 
curve 2 of Figure 2.5.
If the counters had been two hexadecimal counters, 
the integration characteristic would be the uniform 
quantized characteristic of curve 1. Though curve 
1 would provide higher SQNR's, the onset of slope 
overload would occur at very low frequencies. Thus 
the deliberate nonlinear counting provides better 













Fig.2.5: The Quantization Characteristic 
of the Digital Integrator
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Since the selected mode of operation for the DAC is 
'straight binary', the input bit code (0000 0000) to 
the DAC corresponds to 0 volts. Therefore integra­
tion has positive excursions only. This implies 
that DM system will track positive signals only 
unless a DC-shift on the input signals is provided. 
Thus the lower bandwidth limit of the DM coder has 
been designed to be 0 Hz.
If the counter starts to count from (0000 0000) , 
after 100 clock instants it will have an output bit 
code of (1001 1001), that is, it will be full. This 
corresponds to a quantized level of 153 on a full 
range of 256 (8 bits). The DAC is designed to have 
an analogue range of 1.024 v, that is, if input bit 
code (1111 1111) corresponds to analogue output of 
1.024 v, then (1001 1001) corresponds to 612 mV.
Thus the ADM coder is capable of encoding a sinus­
oidal signal with a maximum peak-to-peak amplitude 
of 612 mV.
S T E P  S I Z E  G E N E R A T I O N
As explained above, the maximum-analogue output of 
the DAC is 1.024 v, and it has a resolution of 28, 
and therefore has a least significant bit (LSB) of 
magnitude 4 mV- which corresponds to the minimum 
step size of the ADM system. At each discontinuity 
(after every 10 clock pulses) a combination of 
input bit codes totalling 6 LSB is skipped or the
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quantization characteristic increases by LSB, thus 
giving another step size inherent in the nonlinear 
counting process.
2.3.5 SYSTEM COUNTER CONTROL (SCC) LOGIC
Two 4-bit bidirectional decade counters have been 
tied together to produce a single 8-bit counter - 
referred to here as the System Counter. The logic 
output bit code (0000 0000) corresponds to the 
'EMPTY' condition, that is, idle channel conditions. 
The output bit code (1001 1001) corresponds to the 
'FULL' condition, that is, maximum signal condi­
tions or overload conditions. These states are 
referred to as the 'critical' states.
Once the system counter reaches the 'FULL' state 
and it is still being directed to count up, it will 
overflow, that is, reset to the 'EMPTY* state. 
Similarly, if the counter reaches the 'EMPTY', and 
it is still being directed to count down, it will 
underflow, that is, set to the 'FULL' state. Thus 
both conditions lead to major system errors since in 
both the overflow and the underflow, the quantized 
feedback signal immediately loses track of the input 
signal, leading to large errors in the decoded 
signal.
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The major function of the SCC logic therefore, is 
to monitor these critical states in order to ensure 
that when the system counter reaches either state, 
it can only go into the 'HOLD* mode or reverse its 
direction of count.
D E S I G N  C O N S I D E R A T I O N S
The block diagram of the counter control scheme is 
shown in Figure 2.6. Thus the SCC logic consists of 
the Counter Empty Monitor (CEM), the Counter Full 
Monitor (CFM) , and the Operating Mode Control logic 
(OMC). The operating mode of the System Counter is 
selected by the set (S1,S2), and is a function of 
the output bit stream, Qr, and the inputs E and F, 
which are outputs from CEM and CFM respectively.
The function select table (Table 2.3) shows how the 
set (S1,S2) selects the desired operating mode.
The OMC selects the 'HOLD* mode of operation on the 
appearance of a critical state in the output of 
either the CFM or CEM. The overall effect of the 
SCC logic is to increase the propagation delay around 
the loop and thereby to degrade the high speed 

























S2 Si Operating mode
0 0 Programme
0 1 Count Down
1 0 Count Up
1 1 Hold
Define:
T = the bit period
Tal = the propagation delay of the OMC
T.dz = the propagation delay of the
decade counter
T. d 3 = the larger of the propagation
delays in CEM and CFM
An important design criterion for the SCC logic is 
that control function be completed in less than one 
bit period, that is, a necessary condition for a 
successful SCC operation is:
Tdi + Td2 + Tda < T
The following points are noted:
• T^ adds directly to the loop propagation delay 
of the ADM coder, hence it is absolutely neces­
sary to minimize circuitry in OMC.
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• if the counter control loop propagation delay,
Tn + T_ + T- , is not minimized, it could set di d2 d3' '
the upper bound on the maximum bit rate of the 
ADM coder. Thus it is necessary to employ 
high speed logic in the SCC logic.
D E S I G N  A N D  I M P L E M E N T A T I O N
The CEM monitors the output states of the counter, 
and gives a '1' once the counter is in the 'EMPTY1 
condition. Since it monitors an all-zero state, a 
simple 8-input NOR gate is sufficient.
The counter 'FULL' condition corresponds to the 
output logic state (1001 1001) from which it can be 
seen that the condition of the coincidence of the 
four 'l's in the first, fourth, fifth and eighth 
digits occurs only during the 'FULL* condition.
Thus CFM logic monitors the simultaneous occurrence 
of the four 'l's in the output bit code and gives 
an output '1' when this occurs, hence a simple 
4-input AND gate is sufficient.
The OMC logic determines the operating mode of the 
counter depending on the output data stream, Qr, 
and the output, E, from CEM and F from CFM. The 




TRUTH TABLE F O R  THE OMC LOGIC
Qr E F Si s 2 Operating Mode
0 0 0 0 1 Count Down
0 0 1 1 1 Hold
0 1 0 1 1 Hold
0 1 1 Impossible* X
1 0 0 1 0 Count Up
1 0 1 1 1 Hold
1 1 0 1 1 Hold
1 1 1 Impossible* X
* the condition E=l, F=l, is not possible 
since the counter cannot be both full and 
empty at the same time.
THE KARNAUGH MAP SIMPLIFICATION
From Table 2.4 the following Karnaugh maps can be 
drawn:
TABLE 2.5
For S 2 For S\
(a) (b)
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Taking the maxterms for both Karnaugh maps, we have:
2 = Qr + E + F (Eq. 2.1)
S = Q + E + F r (Eq.2.2)
In both equations, once E or F = 1, (SlrS 2) = (1,1), 
Even if Qr changes state, the system will not respond, 
that is, we have a control latching problem. This was 
easily solved by noting that, for the counter to reach 
the 'FULL1 condition, it could only have been counting 
up, that is, the condition S2 = 1 is set by Q = 1, 
hence F = 1 is not required in Equation (2.1) as this 
is automatically achieved by the input conditions.
Thus Equation (2.1) can be modified to:
So = C> + E (Eq. 2.3)
Similarly for Equation (2.2)
Si = Qr + F (Eq.2.4)
which results in a simplified circuit for the OMC logic
Figure 2.7 shows the block schematic of the SCC logic, 
emphasizing the realization of the OMC logic with ECL 
logic devices which effectively adds only one EX-OR 
gate in the ADM feedback loop. All the logic 
functions in the CEM, CFM and OMC were implemented
Data Out
Fig.2.7: The Schematic Diagram of the 
System Counter Control
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with the fast EX-OR ECL devices, MC-10107, with 
typical propagation delay of 2.2 ns, hence the 
additional propagation delay due to the OMC logic 
is only 2.2 ns.
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2.4 COMPANDING LOGIC
2.4.1 THE COMPANDING STRATEGY
From the integration characteristic of Figure 2.5, 
curve 2, it can be seen that the characteristic 
consists of fairly linear regions broken by a 
discontinuity at every tenth clock instant. The 
first counter (counter with the four least signif­
icant bits) is the only one counting in the linear 
regions, whereas the second counter (counter with 
the four most significant bits) is responsible for 
shifting up the characteristic at the points of 
discontinuity. Our companding strategy is to 
increase the slope of quantization characteristic 
by advancing in time the points of discontinuity. 
That is, whenever a slope overload condition is 
experienced the second counter is enabled. This 
increases the step size from A to 10A with a prob­
able maximum of 16A including the discontinuity.
We note, however, that large step-size changes give 
rise to coarse quantization, hence a degradation in 
performance. Therefore it is important that after 
the slope overload condition has been removed, the 
step size be reduced to the smallest step size to 
minimize granular noise.
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In order to implement this companding strategy it 
is important that:
• the companding instruction be ignored if Counter 
2 is empty and the system counter is counting 
down;
• the companding instruction be ignored if Counter 
2 is full.
T H E  A L G O R I T H M
The companding logic network derives its information 
about the slope overload condition from the trans­
mitted bit stream, Qr. It interprets a consecutive 
succession of identical bits as an indication of 
slope overload, and then enables Counter 2. The 
circuit complexity of the companding logic is deter­
mined by n, the bit-memory length. In our case, n 
is made variable from 4 to 7. In general, n can be 
any value; however, in fast ADM systems, n is 
usually less than 8 [2.7].
The companding logic network, as seen in Figure 2.8, 
consists of:
(1) the Pattern Detector - a logic network of
memory length, n, which monitors the output 
bit stream and stores the present and the 
past n-1 bits. The Pattern Detector gives an 












(2) the Counter Enable (CE) logic, which enables 
Counter 2 whenever companding is required;
(3) a separate Companding Counter Control (CCC) 
logic for Counter 2.
Once the Pattern Detector receives n identical bits, 
the CE logic enables the Counter 2 in the next clock 
instant, resulting in a step-size change of 10 A.
The CCC logic ensures that Counter 2 is enabled only 
if it is not in any of the critical states. Counter 
2 will be enabled until a complementary bit is 
received in the Pattern Detector, when the companding 
instruction will be removed.
Define:
P = output of the Pattern Detector;
C = the carry out of Counter 1;
E = output of the CE logic;
then P = 1 when companding is required, and Counter 
2 is enabled through its carry-in input by E = 0 
from the CE logic which makes its decision on the 
basis of P and C.
The next three sections deal with the design and 
implementation of the above three components of the 
Companding Logic network. The major design criteria 
are high speed and simplicity of circuitry.
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2.4.2 THE PATTERN DETECTOR
The bit-memory length of the Pattern Detector depends 
on the required degree of sensitivity of the compan­
ding scheme. The previous bits are stored in the 
Pattern Detector only if they are similar, and a 
companding instruction, P = 1, is issued if the past 
n-1 bits are identical to the present n-th bit for 
an n-bit memory length Pattern Detector.
D E S I G N
The block diagram of the Pattern Detector is shown 
in Figure 2.9. The sampling flip-flop, FFl, of 
the coder is used as the first memory stage. The 
EX-NOR gate gives a 111 whenever the previous two 
bits, Qr and Qr are identical. Should the con­
secutive bits continue to be identical, a "l1 is 
propagated along the remaining flip-flops until it 
appears at the Q output of the flip-flop which 
corresponds to the desired memory length.
Should the bit stream be broken at any time, that 
is, should Qr ^ Q lf then all the flip-flops behind 
the EX-NOR gate will be reset by the complementary 
output of the EX-NOR gate. The sampling flip-flop, 
FFl, then stores Qr, which now becomes the first bit 
of another possible sequence of identical bits.
Thus once the bit stream of identical bits has been





interrupted it will need another string of identical 
bits to build up to the required memory length again 
before a companding instruction is initiated.
I M P L E M E N T A T I O N
High speed logic devices are used to ensure that the 
propagation delays of the Pattern Detector are kept 
to a minimum. The memory devices are D-type flip­
flops, ECL MC-10131, with typical propagation delays 
of 3.3 ns.
The Pattern Detector was mounted on a separate PCB 
from that of the main PCB of the ADM coder to allow 
flexibility of design, and also to avoid heating 
problems on the main PCB due to having too many IC1s 
on the same board. The circuit schematic details 
are shown in Appendix A.
2.4.3 THE COUNTER ENABLE (CE) LOGIC
The CE logic interprets the output of Pattern 
Detector, P:
P = 1 as Compand"
P = 0 as ‘Don't compand* 
and interprets carry out signal, C, from Counter 1 
as:
C = 1 as 'Hold Counter 2*
C = 0 as *Enable Counter 2*










The output of the CE logic, E, enables Counter 2 if 
E = 0. Thus the truth table says Counter 2 should 
be enabled at all times except on the simultaneous 
reception of the 1don1t compand" (P = 0) and "Hold'
(C = 1) instructions. From the truth table, the 
required logic equation is:
E = CP
This was realized with the ECL EX-OR gates, MC-10107. 
The schematic block diagram is shown in Figure 2.10. 
This circuit was incorporated into the main PCB of 
the ADM coder.
2.4.4 THE COMPANDING COUNTER CONTROL (CCC) LOGIC
The functional objectives of the CCC logic are 
identical to those of the System Counter Control 
logic, except that this time only Counter 2 is being 
controlled. Thus for the "FULL" condition of 
Counter 2, we have a 2-input AND gate as a monitor
Fig ,2,10a: The Enable Logic Diagram
Fig.2.10b :
P






logic and for the 'EMPTY1 condition we have a 
4-input NOR gate.
The outputs of these two monitor circuits are used 
to control (S2,S!) into Counter 2, hence Counter 2 
is doubly controlled, first by the SCC logic and 
secondly by the CCC logic. These control signals 
are OR'ed together to control Counter 2 as shown 
in Figure 2.11. All circuits are realized with 
ECL EX-OR gates and are incorporated into the main 
PCB of the ADM coder.
Fig.2.11; The Block Diagram 
of the CCC Logic
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2-5 TIMING
All the transmitter digital processes are controlled 
by a stable clock, hence a suitable clock distribu­
tion scheme has been developed.
The clock sets the bit rate of the system. In our 
case it can be varied from 10 MHz to 30 MHz. It 
consists of an emitter coupled oscillator, MC-1648, 
which requires an external parallel LC tank and has 
stability of ±0.001%.
The schematic block diagram is seen in Figure 2.12; 
only the capacitor, C, is variable. The output 
of the oscillator is preamplified, amplitude-limited 
and buffered for distribution to the DM coder, the 
scrambler, the DPSK logic encoder, and the compand­
. ing logic. The clock generator is mounted on a 
PCB on its own, and the buffered outputs are 
complementary signals which enable the clock distri­
bution to be effected with twisted pair wire. The 











Fjq.2.12 « The Schematic Diagram of the 
Clock Distribution Scheme
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2.6 POWER SUPPLY DISTRIBUTION
The transmitter digital section consists of the 
clock generator, the main DM coder, the Pattern 
Detector, the scrambler and DPSK logic mounted on 
four separate boards. It is therefore important 
to isolate them from each other to avoid any 
unwanted coupling between them.
A power distribution board was implemented as shown 
in Figure 2.13. Care is taken to ensure that 
boards that could possibly interfere with each 
other are not fed from the same point. The full 
circuit details are in Appendix A.








2-7 THE ADM DECODER
The decoder receives regenerated data from the 
scrambler. Figure 2.14 shows the block diagram of 
the decoder. The operation of the decoder system 
is almost exactly identical to that of the local 
decoder in the transmitter with the exception of 
the comparator - no comparison is done in the 
decoder.
The received data from the descrambler is regener­
ated by the differential line receivers and then 
fed into the Error Propagation Limiting circuit 
which can be switched out of the system at will. 
This received data is also fed to the companding 
logic.
The counter control circuits, companding logic, the 
up/down counters, translators, and the DAC are 
identical to their counterparts in the transmitter. 
The output of the DAC is followed by a low-pass 
filter whose output is amplified to give the final 












Fig .2.14 : The Block Diagram 
of the ADM Decoder
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2*8 IMPLEMENTATION CHARACTERISTICS
The design and implementation of the ADM codec went 
through three stages to reach the final configura­
tion. The first was the uncompanded DM coder on 
PC board. It employed a lower cost digital-to- 
analogue converter, Datel DAC-08BC, with current 
settling times of 85 ns.
The Clock Generator and voltage regulators were on 
the same PC board as the main DM coder unit. This 
circuit revealed a serious system noise problem at 
. the test sampling frequency of 10 MHz. The analogue
and digital circuits shared the same ground, and 
consequently the system noise which was synchronous 
with the clock appeared on the analogue input signal. 
The circuit also revealed that the basic DM coder 
system did not have any serious flaws in design such 
. as common moding.
The second stage was an improved circuit with proper 
grounding (analogue and digital grounds substantial 
and common at one point only) and a layout that 
ensured proper routing of sensitive signals such as 
the clock and analogue input. The Clock Generator 
and the power supplies were on separate PC boards.
The output of the Clock Generator was buffered to 
provide a two phase clock which feeds the DM coder 
differentially to improve noise performance. This
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circuit enabled extensive performance tests on the 
coder, such as the linearity of the quantization 
characteristic, the overload limits of the coder and 
the effectiveness of the control circuitry, as well 
as the general stability of the coder.
With a sampling rate of 10 MHz, the DAC employed was 
operating at its upper frequency limit, and it 
became clear from the tests that, for higher 
sampling rates, a very fast DAC would be required, 
hence the use of the Analogue Device*s DAC, HDS 0820, 
with current settling times of 20 ns - this is the 
single most critical component in the coder in terms 
of cost.
The third and final configuration employed the fast 
DAC, HDS 0820 and also incorporated the adaptive 
circuits. All signal outputs are buffered to 
provide complementary signals, and interconnection 
between the boards was achieved with short twisted­
pair wire. All line receivers were differentially 
driven to improve isolation between the circuits.
The result was a system which exhibited a highly- 
reduced noise problem, and a good high frequency 
performance, as will be seen in the tests in Section 
2.10.
The uncompanded DM coder consists of 19 IC's, and 
the decoder of 17 IC*s. The photographs of the DM 
coder and decoder hardware reliazation are shown
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in Figure 2.14A. It shows the striking similarity 
in implementation between the circuits in order to 




F i g . 2.14A: The hardware realization of 
the A D M  coder and decoder
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2-9 ERROR PROPAGATION LIMITING
2.9.1 THE EFFECT OF TRANSMISSION ERRORS IN DM SYSTEMS
Transmission errors will occur in a practical DM 
system. It is therefore desirable to minimize the 
effect of these transmission errors. LDM systems 
with single integration are robust to channel errors 
since a single transmission error only causes a 
DC-shift, whereas it can cause instability in DIDM 
systems [2.64].
In ADM systems each transmitted bit carries more 
information due to the companding, hence the effect 
of a transmission error is worse than for LDM 
systems. In the companded ADM system with digital 
integration employed in this project, a transmission 
error will cause two effects:
(1) a wrong direction of counting of the up/down 
counter in the decoder, resulting in a step 
size of wrong polarity;
(2) a wrong companding instruction.
These two effects result in signal waveform distor­
tion and the mistracking of the coder and decoder 
algorithms. The step-size errors resulting from 
the transmission error will persist indefinitely 
due to the 'infinite* memory of digital integration 
and the system will only recover when the counter 
reaches an upper or lower limit in its range.
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T H E  S E L E C T I O N  OF T H E  E R R O R  C O R R E C T I O N  T E C H N I Q U E
It is desirable in the ADM system that the effects 
of both errors mentioned above diminish with time, 
otherwise the severity of the distortion may increase 
to the point where the ADM system is not usable.
Several techniques for correcting transmission errors 
in ADM systems have been described by Scheinberg and 
Schilling [2.79]. Error concealment as well as true 
error correction techniques are undesirable for DM 
systems, since they result In- high redundancy. For 
example, a single parity digit results in a redund­
ancy of 100% in the transmitted word. Hence suitable 
methods are those which only minimize the effect of 
transmission errors - Error Propagation Limiters.
The methods considered for possible application in 
this project were:
(1) the direct approach;
(2) leaky integration;
(3) signalling the magnitude.
In the direct approach the encoder periodically up­
dates the contents of the counter in the decoder by 
sending a PCM word corresponding to the output bits 
of the counter in the transmitter. This technique 
was not adopted due to its complexity of implemen­
tation in relation to the overall system, particu­
larly the additional circuitry required for clock 
synchronization circuits, and extraction of the PCM 
word.
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Effects of channel errors can also be minimized by 
introducing a leaky integrator in the feedback loop 
of the encoder and in the decoder [2.64], In this 
case, the error decays at a defined time constant. 
Slow leakage into digital integrators is undesirable 
[2.74], and depending on the type of digital inte­
grator employed, it may not be easy to achieve. In 
our case it would require complex additional 
circuitry to decrease the contents of the counters 
in both the coder and decoder at a defined rate.
2.9.2 SIGNALLING THE MAGNITUDE
This technique was proposed by Candy [2.74], and has 
been employed in this project. It involves coding 
the output bit stream of the ÂDM system (which carries 
information about the changes in the amplitude of the 
input signal) to a bit stream which contains informa­
tion about the magnitude of the input signal.
It has been adopted in this project because:
• it is simple, and does not involve complex 
additional circuitry;
• it codes the bit stream without increasing 
the data rate of the system; that is, it 
does not introduce redundancy.
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For symmetric signals, such as sinewaves, the most 
significant bit of the counter indicates the polarity 
of the signal, and the remaining bits describe its 
magnitude, negative magnitudes being in 2's comple­
ment format. Therefore, to communicate changes in 
magnitude rather than changes in amplitude, the most 
significant bit (MSB) of the counter is used to code 
the output bit stream. That is, whenever the MSB 
is 'O', the transmitted bit is inverted, and 
reinverted at the receiver under the control of the 
MSB in the receiver counter. Figure 2.15 shows how 
the scheme clears a bit error: a single positive error 
is wiped out at the positive zero crossing of the 
desired signal, or the negative zero crossings of the 
erroneous signal. Negative zero crossings of the 
desired signal clear negative errors, and positive 
zero crossings of the erroneous signal correct nega­
tive errors.
An inherent limitation of the scheme is that the 
receiver is unable to detect the absolute polarity 
of the signal. This situation may occur under 
false start-up conditions or loss of synchronization 
but once the system is in lock, the polarity is main­
tained. A bit error cannot cause an inversion of the 
signal, since overflow and underflow of the counters 
is avoided by the action of the System Counter 
Control logic. The speed of error recovery depends 
on the frequency of the zero crossings of the input
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F i g . 2.15: Waveforms for the
......... Error Coding Scheme
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signal. In our case the zero reference is the 
input DC-shift. Thus this scheme is effective for 
v a r y i n g  signals that do cross the reference; it 
cannot correct errors on DC signals.
IMPLEMENTATION
Figure 2.16 shows how the ADM coder and decoder were 
modified to incorporate the Error Propagation Limiter 
circuit. The exclusive-NOR operation was realized 
with the ECL EX-NOR gates, MC-1Q107.
In the transmitter, the Error Propagation Limiter is 
incorporated into the scrambler circuit PCB, and In 
the receiver it is incorporated Into the main ADM 
coder PCB. The error propagation circuits can be 






Fig.2.16: The Block Diagram of 
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2.10.1 Sine Wave Approximations:
' The Figures 2.17a to 2.17k bring together the
performance features of both the companded and the 
uncompanded DM system in tracking sine wave inputs. 
The tests are carried out at the sampling frequency 
of 10 MHz with the coder and decoder tied back-to- 
back.
(1) Figure 2.17a shows a typical coding characteristic 
of the companded DM system for a 10 KHz sine wave 
without the DC—shift in the input. The coder 
tracks only the positive half of the waveform.
(2) Figure 2.17b shows C, the locally decoded (600 mV) 
10 KHz sine wave with a DC-shift at the input.
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Fig.2.17a: A - Input signal
B - Locally decoded signal 
C - The NRZ bit stream
Fig.2.17b: A - Input
B - The NRZ bit stream 
C - Locally decoded signal
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(3) Figure 2.17c shows B, the decoded signal at the 
receiver decoder after the low-pass filter and 
amplifier. It can be seen to closely approxi­
mate the input.
(4) Figure 2.17d shows the clipping action of the 
System Counter Control logic on a 10 KHz locally 
decoded sine wave input. During clipping (the 
maximum and minimum limits) a string of either
'l's or ' 0's is transmitted.
(5) Figure 2.17e shows the behaviour of a locally 
decoded 50 KHz signal, B, and the bit stream,
C, during a slope overload condition.
(6) Figure 2.17f shows a sine wave input at 100 KHz 
with peak amplitude of 500 mV being coded with 
the uncompanded coder. The triangular waveform 
of the locally decoded signal shows that severe 
slope overload is experienced.
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Fig02.17c: A - Input
" - g _ Output of the receiver decoder
after low-pass filter
Fig.2.17d: A - Input
B - Data stream out 
C - Locally decoded signal
- 95
Fig02.17e: A - Input, 50 KHz
B - Locally decoded signal 
C - Data stream
Fig.2017f: Input - sine wave, 100 KHz 
Output - triangular wave
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(7) Figure 2.17g shows how the companded system 
with n = 4 tracks the 100 KHz sine wave of 
Figure 2.17f above. In Figures 2.17h, 2.17i 
and 2.17j, the bit memory length, n, has 
changed to n = 5, n = 6, and n = 7, respec­
tively. They all show close waveform tracking 
of the 100 kHz waveform.
(8) Figure 2.17k shows the excellent tracking cap­
ability of the coder and decoder companding 
algorithms of a sine waveform at 100 KHz with 
the fastest algorithm n = 4.
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Fig.2.17g: Input - sine wave, 100 KHz
Output - superimposed discontinuous 
waveform
n = 4
Fig.2.17h: n = 5
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Fig.2017i: n = 6
Fig.2.17j: n = 7
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Fi g.2.17k: A - local decoder output
B - receiver decoder output 
n = 4
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2.10.2 Square Wave Tests
The step response of the system enables the 
assessment of the general stability and coding 
characteristics of both the companded and 
uncompanded coders. The square wave tests are 
carried out with a sampling frequency of 10 MHz.
(1) Figure 2.18a shows the quantization character­
istic, B, of the uncompanded coder. The linear 
regions and the discontinuities are shown.
There is no DC-shift in the input. The slew 
rate of the coder is calculated to be 60 mV/ys 
from this characteristic (scale: 100 mV/cm 
vertically and 2 ys/cm horizontally).
(2) Figure 2.18b: Equal number of ' l's and ' 0's 
are seen, B, at the zero slope region, and 
slope overload is experienced during fall and 
rise times of the square wave.
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Fig,2018a: A - Step input
B - Locally decoded step response
Fig02.18b: A - Input
B - Bit stream
C - Locally decoded response
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(3) Figure 2.18c: A DC-shift has been introduced in 
the input, hence an equal number of 1 l's and ' 0's 
is seen during all the zero slope periods, as well 
as symmetrical slope overload conditions, B.
(4) Figure 2.18d: An expanded view, B, of how closely 
the uncompanded DM coder tracks a level signal at 
linear regions of the quantization characteristic. 
High frequency noise (idle noise) is present and 
can be filtered out easily.
(5) Figure 2.18e: The uncompanded coder tracks the 
input DC level whose amplitude lies in the discon­
tinuity region of the quantization characteristic. 
It is tracked with an oscillation (B) of amplitude,
6A, and frequency of %f (5 MHz).s
(6) Figure 2.18f explains the operation of the compan­
ding logic. A companding instruction, B = 1, is 
issued during periods of long sequences of iden­
tical bits, that is, for inputs of 0 volts,
and also during the rise and fall times of the 
square wave. Once the square wave signal reaches 
steady state, it is tracked properly, hence an 
equal number of 'l's and '0's follows, which then 
results in B = 0 (no companding). In this figure, 
waveform, C, corresponds to the decoded square wave 
but the companding logic output is disconnected 
from the uncompanded DM coder.
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Fig02018c: A - Input
B - Bit stream 
C - Locally decoded response
Fig.2.18d: A - Input
B - Locally decoded response
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Fig.2.18e: A - Input
B - Locally decoded response
Fig02a18f: A - Input
B - Companding instruction 
bit stream
C - Locally decoded response
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(7) Figure 2.18g: Before the rising edge of the square 
wave, a series of 10's follow each other, hence 
B = 1. But when the square wave starts to rise, 
a series of 1 l's follow each other; this change 
of bit stream results in a negative pulse ,(no 
companding), as can be seen in Figure 2.18f, an 
expanded view of which is Figure 2.18g. For a 
horizontal scale of 500 ns/cm, it can be seen that 
its pulse width, B, is 400 ns - which agrees with 
the design value of n = 4 and a bit period of 
100 ns.
(8) Figure 2.18h: Maximum step size (16A) is gener­
ated if the input signal level is near the 
discontinuity regions, one or two quantization 
levels below, say. The step response for the ADM 
system is carried out with this value of input 
signal since it represents the worst condition. 
Figure 2.18h shows the step response with n = 4; 
a limit cycle exists. The same response is 
obtained for n = 5, as shown in Figure 2.18i.
The frequency of oscillation is (fg/2n) MHz.
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Fig02018g: A - Input
B - Companding instruction 
(expanded)
Figu2018h: Step response for n = 4 near
region of discontinuity
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(9) Figure 2.18j: For n = 6, the response converges 
quickly to the desired signal level.
Similarly for n = 7, as seen in Figure 2.18k, no 
limit cycles exist.
(10) Figure 2.18its Away from the region of discontin­
uity, the response converges quickly to the 
desired signal level, even for the fastest 
algorithm, n = 4, as can be seen in Figure 2.18&.
(11) Figure 2.18m shows the full range step response 
for n = 4. This shows that slew rate of the ADM 
coder is now 600 mV/ys - an improvement by factor 
of 10 over the uncompanded case.
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Fig02o18i: Step response for n = 5 near 
region of discontinuity
Fig.2018j: Step response for n = 6 near
region of discontinuity
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Fige2a18k: Step response for n = 7 near 
region of discontinuity
F ig .2 . 18&: Step response for n = 4 away
from region of discontinuity
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Figo2o18m: Step response over the full
... range showing slew rate of
600 mV/ys
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S I N E W A V E  T R A C K I N G  A T  H I G H E R  S A M P L I N G  R A T E S
The Figures 2.19a to 2.19h bring together the perfor­
mance of the ADM coder in tracking a 1 MHz sinewave 
at sampling rates from 10 MHz to 35 MHz. The tests 
are carried out with coder operating with the fastest 
algorithm (n=4).
(1) Figure 2.19a shows a stepped locally decoded 
output for a 1 MHz sinewave input at a sampling rate 
of 10 MHz. With an input amplitude of nearly 300 mV, 
the ADM coder is already operating in the slope over­
load region. The same response is obtained for the 
sampling frequency of 15 MHz (Fig. 2.19b). At a 
sampling frequency of 20 MHz (Fig. 2.19c), improved 
waveform tracking is obtained, and at 30 MHz (Fig. 
2.19d) the coder tracks a sinewave of amplitude 
600 mV accurately with much less slope overload.
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Fig.2.19a: Stepped waveform sinewave input 
with superimposed decoded signal 
(stepped waveform) with
input MHz
fs = 10 MHz
.*■ *•  ;
Fig.2.19b: Stepped waveform sinewave input 





Fig.2.19c: Stepped waveform sinewave input 
with superimposed decoded signal 
(stepped waveform) with
^input ~ *
fs = 20 MHz
Fi g.2.19d: Stepped waveform sinewave input 







(2) Figure 2.19e shows the quantization character­
istic of the ADM coder at a sampling frequency of
30 MHz. The slew rate is 1.5 v/ys, an improvement 
by factor of 3 (as expected) over the sampling 
frequency of 10 MHz. This indicates the ADM coder 
works quite satisfactorily at this range of sampling 
frequencies.
(3) At frequencies above 33 MHz, the effect of 
propagation delay begins to be noticed in the coding 
characteristic - as can be seen in Figure 2.19f, 
where the coder tracks a square wave whose amplitude 
lies in the region of the discontinuity. At steady 
state, the oscillations reach peak-to-peak amplitudes 
of up to 200 mV. The oscillations have sharp peaks 
which are uncharacteristic of the companding algorithm 
employed here. The normal mode of operation is that 
whenever a change of direction is called for the 
companding instruction is terminated, and resumed (if 
necessary) after another three clock pulses (n=4), as 
can be seen in the photographs of Figure 2.18.
The reason for the existence of the sharp peaks can 
be explained by referring to Figure 2.19g, where the 
time base of the oscillations has been expanded, and 
the sampling clock (35 MHz) superimposed. The effect 
of a slower companding circuit response relative to 
the clock period is that the direction of count is 
reversed one clock period before the companding 
instruction that disables Counter 2 has been effected.
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Fig.2.19e: The quantization characteristic 
at 30 MHz
Fig.2.19f: Coding a level signal whose
amplitude lies in the region of
the quantization characteristic
di sconti nui ty
f - 33 MHzs
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During the clock pulse, a,(Fig.2.I9g), the direction 
of count is upward, and in the next clock pulse, b, 
(centre of the peak), the system counter reverses 
direction of count. Under normal operation the 
step size should be reduced to the smallest value, 
but because the companding instruction that disables 
Counter 2 has been delayed, the counter counts down 
with a step of 10A. In the next clock, c, Counter 
2 has been disabled, and normal operation is resumed.
Figure 2.19h shows how, in fact, the ADM coder with 
the delayed control signal would track a 300 mV input 
signal at 1 MHz. A close sine waveform tracking is 
revealed, indicating that the effect of the delayed 
companding instruction is more destructive for square 
waveform tracking than for sine waveform tracking. 
However, at high sampling rates (> 33 MHz), the 
advantage of higher SQNR's is lost because of the 
resulting large amplitude limit cycles.
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Fi g.2.19h: Sine waveform tracking at 35 MHz
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2.10.3 SQNR Measurements:
The SQNR performance of a DM coder is affected by both 
the granular and slope overload noise, and in addition 
a practical DM coder will exhibit distortion due to 
component imperfections and gain nonlinearities in the 
system.
There are several methods of evaluating the SQNR 
performance of a DM coder [2.64] [2.39]. The method 
used in this project was the frequency analysis method 
employing a wave analyser. The method consists of 
using a sinusoidal signal as the input to the DM coder 
and measuring its harmonics at the output of the 
decoder, and then computing the distortion. The 
harmonics add on a power basis when there is more than 
one significant harmonic.
The disadvantage of this method is that variations in 
SQNR occur over a narrow range of the input signals, 
giving rise to an SQNR vs Input Signal characteristic 
that has numerous small peaks before the main SQNR 
peak [2.64].
The measurements were taken with the coder and the 
decoder back-to-back. It is important in these 
measurements that the amount of DC-shift in the input 
signal be enough to allow encoding of the allowable 
maximum peak-to-peak signals - a DC-level of 300 mV 
was employed, which allowed peak-to-peak signals of 
600 mV to be encoded.
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Fi g.2.20: SQNR vs input amplitude
...... f = 10 MHzs
10 KHz
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The tests were carried out with a sinewave signal at 
a frequency of 10 KHz. The amplitude of the input 
signal was varied from 50 mV to 600 mV, and the 
corresponding SQNR's computed. The results are 
shown in Figure 2.20, and the short-term variations 
in SQNR have been averaged out. It can be seen that 
the uncompanded unit achieves higher SQNR's than the 
companded unit for the various bit memory lengths (n).
The results of Figure 2.20 do not bring out the 
advantage of the companding algorithm. They only 
indicate that for the range of frequencies (< 10 KHz) 
and input amplitudes (< 600 mV) considered, companding 
is not necessary because slope overload is never 
experienced. In addition, we deduce that the 
algorithm reduces the available SQNR's in order to 
achieve the broadband operation desired for this 
project. Measurements of SQNR were not taken at 
higher frequencies because of the limitations of the 
wave analyser employed (HP 3581A), which operated 
only up to 50 KHz.
It can be seen from the decoded output of the 100 
KHz sinewave in Figure 2.17f, that the uncompanded 
unit is almost unusable at this range of frequencies, 
while the companded unit shows good tracking of the 




This section completes the description of the 
design, implementation and performance of the fast 
ADM codec. A simple companding law, SQNR perfor­
mance, waveform approximation phenomena and how 
they relate to the bit memory length of the 
companding law, and the transient response of the 
ADM codec have been presented.
The ADM codec employs digital techniques for non­
linear counting in order to achieve digital 
integration. The major performance parameters of 
the ADM codec are summarized below.
The major features of the ADM codec are:
• the simplicity of the companding law;
• the high sampling rate performance;
• . the use of standard logic gates.
With an audio signal of 10 KHz, a peak SQNR of about 
41 dB is obtained with the uncompanded codec, 
indicating that the codec achieves a,transmission 
quality better than that of a 6 —bit PCM.
By some appropriate wiring, the uncompanded DM coder 
can be used as a building block for other linear 
processes like analogue—to—PCM conversion, since the 
8 bits out of the bidirectional counter represent an 
8-bit PCM form of the analogue input.
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Maximum SQNR for the uncompanded 
coder
Maximum SQNR for the companded 
coder
> 30 MHz 
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In practice, the decisions whether or not a pulse 
exists in each bit time slot are made in the 
presence of both thermal noise and intersymbol inter­
ference (pulse tails from adjacent time slots). 
Therefore it is important for optimum bit detection 
that the bit/no-bit decisions be made at the point 
in time when the bit SNR is maximum, that is, at the 
centre of the time slot. Any deviation from this 
moment in sampling results in the degradation of 
peak amplitude of input signal, as will be seen in 
Section 3.4.2.
The recovered clock has to be synchronised to the 
incoming bit stream so that it has precise knowledge 
of these instants of time to enable optimum decision 
by the Pulse Reconstitution Circuit - this is, in 
fact, the central problem in bit synchronization, as 
will be seen in the next sections.
The main philosophy of clock extraction is to shock- 
excite a high-Q resonant circuit with digital signals 
and then use the resulting sinewave signal to gene­
rate the required clock. The success of this 
technique depends on whether the incoming bit stream 
contains a line spectrum at the desired clock, and 
also on its degree of randomness. To ensure a high 
degree of randomness in the received bit stream, a 
scrambler is employed at the transmitter.
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The regenerated data is fed to the descrambler; and 
the recovered clock drives the receiver digital 
processes, namely, the descrambler and the ADM 
decoder circuits.
The subject of this chapter has been divided into:
- clock extraction;
- pulse reconstitution; and
- scrambler and descrambler.
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3.2 GENERAL DESIGN CONSIDERATIONS
3.2.1 BIT SYNCHRONIZATION
In digital transmission systems, synchronization 
means the aligning of the time scales of the signal 
processes in the transmitter with the equivalent 
reverse processes in the receiver.
Synchronization is of fundamental importance in syn­
chronous digital communications because:
(1) all the digital processes in the transmitter 
are controlled by a stable clock, hence an 
identical clock which is locked in phase to 
the transmitter clock is required in the 
receiver, otherwise a phase difference between 
the two clocks may exceed a bit time slot, 
resulting in loss of information;
(2) optimum (matched filter) detection of the data 
information requires a clock that is accurately 
synchronized with the received data.
In digitally modulated microwave systems there are 
generally four levels of hierarchy in the synchroni­
zation process. The first level is that of the 
regeneration of a local reference carrier required 
for demodulation of the received carrier. This is 
called c a r r i e r  s y n c h r o n i z a t i o n . The second level
is that of determining the instants in time when the
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demodulated bits may change states - this is called 
bit s y n c h r o n i z a t i o n. The third level is that of 
frame synchronization/ in which a TDM data stream 
is demultiplexed. Synchronization involves distri­
bution of the bits into their appropriate channels. 
The fourth level is that of word synchronization, in 
which the bits of a PCM or DPCM data stream are 
grouped into appropriate words for decoding.
In this project we have employed biphase shift keying 
(BPSK) modulation with differentially coherent detec­
tion, hence carrier synchronization is not required. 
The system employs an ADM coder to encode a single 
channel, hence no word or frame synchronization is 
required. Thus, prime consideration has been given 
to bit synchronization.
Bit synchronization involves the regeneration of a 
local clock that is accurately matched in frequency 
and phase to the received data stream. This is 
important, since proper regeneration and retiming of 
the received data stream requires that the recovered 
clock have an accurate knowledge of the instants of 
time when the demodulated (received) data stream may 
change states.
Information about the transmitter clock frequency 
and its phase (timing information) can be trans­
mitted in two ways:
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(1) by employing a pilot channel in addition to 
the baseband channel - external timing?
(2) by extracting timing information from the 
demodulated data stream - self-timing/self- 
synchronization/data-derived synchronization.
External timing was not considered for application 
in this project because of the requirement for an 
additional channel.
3.2.2 DATA-DERIVED SYNCHRONIZATION
Timing information can be derived from the demodul­
ated data in different ways, but in general it is 
derived from transitions in the received data stream. 
The fact that transitions m u s t occur in the message 
data stream for synchronization to be successful, 
poses a fundamental problem in self-timed systems. 
This results in complexity of circuitry as scramblers 
have to be used to randomize the bit stream in order 
to ensure high bit densities. In addition, non­
linear processes may have to be employed to extract 
the clock from the demodulated data stream.
The different data-derived techniques are: the 
direct resetting; selected resetting; incremental 
adjustment; and phase-locked loop. Their perfor­
mance has been well documented by Ramsay [3.21], and 
from his comparison study of their performance, we
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note that the phase-locked loop technique is superior 
to the other techniques with respect to immunity to 
noise and jitter, accuracy and stability. This is 
the technique we have adopted in this project.
3.2.3 THE MODULATING PULSE FORMAT
The format of the modulating pulses - the pulses used 
to modulate the RF carrier - is an important design 
consideration. The format assumed by the demodulated 
data stream will be identical to the modulating pulse 
format, and it also determines the suitable technique 
for extracting the timing information.
There are three pulse formats that are generally 
employed. These are:
- the return-to-zero (RZ) :
-. the Manchester;
- the non-return-to-zero (NRZ).
In the RZ format, the modulating pulse returns to the 
zero level before the end of the sampling interval.
The advantage of this scheme is that even in the case 
of a string of 11's, transitions still occur in the 
message bits. In the Manchester coding, *0* is 
transmitted by sending *0* in the first half of the 
clock interval and '1* in the second interval? and 
*1* by sending a *1' in the first half, and *0* in 
the second half. Like in the RZ format, undesirable
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bit sequences are broken up. In the NRZ format, the 
transmitted bit occupies a whole sampling period.
Consideration of the spectra of the three pulse 
formats [3.35] indicates that all three have contin­
uous noise-like spectra, but only in the NRZ case is 
a spectral component at the bit rate absent. Thus 
the advantage of both the RZ and the Manchester 
formats is that their spectra contain a component at
the bit rate, hence only linear processes have to be 
used to extract the clock.
The NRZ format requires nonlinear processes to extract 
the clock from the received data stream, because it 
produces undesirable patterns, for example, a long 
sequence of * l*s is seen as a DC-level. However, the 
NRZ format is bandwidth-efficient since NRZ pulses 
require approximately half the bandwidth required by 
both the Manchester and RZ formats, hence it halves 
the modulation rate, which eases the demands on the 
switching speed of the digital RF modulator - this 
became an overriding factor, hence the NRZ format was 
adopted for this project.
An additional but secondary advantage of the NRZ format 
is that the clock is suppressed, hence all the avail­
able power is in the signal sidebands [5.29] [5.28] .
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3-3 CLOCK EXTRACTION
3.3.1 PRINCIPLE OF THE CLOCK EXTRACTION
Bennett [3.10] has shown that if a random bit stream
with a non-vanishing spectral density, G (f), at the
bit rate, f Hz, is applied to a resonant circuit of s
sufficiently high Q centred at f Hz, the resultings
response has zero crossings identical to those of a 
sinewave of frequency f Hz.
An NRZ bit stream will have a vanishing G (f) at 
f Hz, hence a change of format has to be performedD
on the incoming bit stream (primary) to produce a
s e c o n d a r y bit stream which has a spectral component
at f Hz. Bennett [3.10] has shown further that
there are two secondary pulse formats which, when
applied to a resonant circuit with high Q and
centred at f Hz, will produce a spectral component s
with a coherent phase. These are:
(1) impulses at each mean or zero crossing of
the primary NRZ pulse stream; .
(2) half-width pulses at each mean or zero 
crossing of the primary NRZ pulse stream.
In this case, the response of the tuned circuit is 
a sinewave which has a continuous phase even during 
momentary absence of transitions in the message bits.
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The spectra of the two ideal secondary pulse formats 
have noise-like components, but it does not affect 
the phase of the sinewave. However, the amplitude 
of the bit rate frequency available to the tuned 
circuit from the secondary pulse format depends on 
the format of the secondary pulse stream, for example, 
impulses of infinitesimal duration would produce an 
even noise distrubiton at all frequencies, and all 
bit rate harmonics would be of equal amplitude.
Bennett [3.10] has also shown that departure from 
these ideal secondary pulse formats has a destructive 
effect on the tuned circuit excitation. The sine- 
wave response would then have a phase characteristic 
that is dependent on the bit stream, and the 
resulting recovered clock would have discontinuities 
(jitter) in its phase. This jitter on the recovered 
clock is called ‘pattern noise* because it is caused 
by the pattern of the secondary bit stream. In 
practice, jitter on the recovered clock is caused by 
both pattern noise and the system thermal noise.
The block diagram of a conventional clock extractor 














The primary bit stream is bandliirtited to improve SNR. 
The secondary pulse stream is produced by a nonlinea­
rity circuit which could be a rectifier [3.10] or zero 
crossing detector [3.15] or delay multiplier [3.8],
The G (f) of the secondary pulse stream will consist 
of a component at the bit rate. This secondary bit 
stream shock-excites a high Q tuned filter which then 
oscillates at the clock rate with continuous phase.
The resulting sinewave is clipped, and used to clock 
the decision detectors in the Pulse Reconstitution 
Circuit.
For best jitter performance, the highest possible Q 
would appear to be desirable [3.10], but a high Q must 
be reconciled with proportionally high tuning stabi­
lity [3.22], Thus, should a passive high Q circuit be 
employed, a slight degree in mistuning will cause rela­
tively large phase errors, leading to steady state 
incorrect placing of the subsequent sampling pulses, 
and hence a deterioration in system performance, as 
will be seen in Section 3.4.2. Crystal tank circuits 
have been used in the past to obtain Q*s of up to 500 
[3.27]; however, the latest alternative has been the 
phase-locked loop [3.3][3.8][3.16][3.19] for the 
following reasons:
(1) phase-locking may be achieved even if the 
PLL VCO is off-tune, because of the feedback 
nature of the PLL mechanism;
(2) a high Q can be obtained with ease;
(3) a high Q does not result in phase instability.
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A PLL has been employed in this project. Thus the 
block diagram of entire regenerator takes the form 
shown in Figure 3.3, in which the nonlinear element 
is denoted as the Timing Extraction Circuit.
In the design of the system, the low-pass filter 
(prefilter) has been considered as part of the DPSK 
demodulator, and the preamplifier as part of the 
Timing Extraction Circuit. Thus the design of the 
Clock Extraction Circuit involves the design of:
- the Timing Extraction Circuit;
- the PLL;
the variable phase shifter; and
- the limiter.
3.3.2 TIMING EXTRACTION CIRCUIT
4
The Timing Extraction Circuit extracts a secondary 
bit stream from the transitions in the incoming NRZ 
primary bit stream. It employs a half-width delay 
logic, an EX-OR gate, and a high speed comparator, 
as can be seen in Figure 3.4
The message statistics of the secondary bit stream 
takes the form of an EX-OR truth table, as shown in
Table 3.1 below.















Primary bit stream Secondary bit stream
1 preceded by 0 1
1 preceded by 1 0
0 preceded by 1 1
0 preceded by 0 0
The signal waveforms of the secondary bit stream can 
be seen in Figure 3.5.
P O W E R  A T  T E E  E X T R A C T E D  B I T  R A T E  A S  
A F U N C T I O N  O F  T E E  M A R K  D E N S I T Y
The phase-locked loop extracts the clock frequency 
from the secondary bit stream by locking onto the 
line component at the bit rate. From Betts [3.35] 
the line spectrum of a random bit stream with mark 
density, p, is:




f = bit frequencys
r = 1,2,3 ...
G(ira) ) = Fourier Transform of a unit pulseJ s
The Primary Bit Stream
— 1— 1— 1— 1— 1— 1— 1— 1-----1------b-H-----1
(^-Bit Delayed Primary Input)
The Secondary Bit Stream
\
F i g . 3.5 : The Timing Extraction 
Waveforms
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Define p 1 as the probability of a 'l1 in the 
secondary bit stream. Then from Table 3.1, we 
note that a 'l' results from two independent 
events, each having a probability of occurrence 
p x(l - Pi). Thus, the total probability of a 
'1 ' in the message is 2p 1(l - pj).
Substituting p = p x(l - px) in Equation (3.1), we 
obtain (leaving out the DC-term):
S Line 2 [ 2 p i (1—p i >] 2f  2 2s r=l G(jro>s) 2watts
(Eq.3.2)
assuming normalized impedance of 1ft.
The Fourier Transform of the secondary bit stream 
will be that of a unit half-width RZ pulse [3.35], 
that is:
G(ju> ) s = T,
sin(o3sTp/2)
^ 7 2 for r=l (Eq.3.3)
where:
Tp = pulse width
The assumption that the secondary bit stream wave­
form will be rectangular is justified by the fact 
that propogation delay of the EX-OR gate (-2 ns) is 
far greater than the bit period of 100 ns, say.
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Thus, for Tp = 50 ns, using Equation (3.3) :
| G ( j w ) ¡2 * i o -15I s |
If we assume px = 0.5 since we are employing 
scramblers to achieve maximum randomness in the 
primary bit stream, then in Equation (3.2) we 
have:
S 110 MHz = ^0 mW into lfi'
which corresponds to a maximum peak-to-peak 
voltage of 630 mV at the input to the phase 
detector of the PLL.
T E E  C I R C U I T  D E S I G N
The design objectives were to achieve:
a half-width delay of high symmetry with 
respect to rise and fall times;
- an adjustable delay to accommodate vary­
ing data rates;
- a high speed operation unit which is also 
small physically; and
- a high speed comparator with negligible 
hysteresis.
The implemented Timing Extraction block diagram 
is shown in Figure 3.6. A wideband pulse 
amplifier, yA 733, was employed for the preampli­
fying stage with a gain of 100. The high speed
DELAY NETWORK
F i g . 3.6 : The Schematic of the 
... ... Timing Extraction Circuit
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comparison action was achieved with EX-OR gate 
MC—10107. The half—width delay is achieved with 
an EX—OR gate, the resistor, R, and the capacitor,
C.
ECL—Logic devices have been employed because of 
their speed, high input impedance (no input loading 
effects), and better defined threshold levels than 
the equivalent TTL logic devices.
A simple delay can be achieved by an RC integrator 
network, but this would degrade the system response 
due to the poor edges, as investigated by Catt [3.36], 
A better solution is to have the capacitor form a 
positive feedback as seen in Figure 3.6. In this 
case, the regenerative action flips the gate over 
very rapidly as soon as the threshold is reached, 
hence the ECL fast rise and fall times are preserved.
The delay time, T^, is determined by the RC product, 
that is:
Td - .7 RC 
For:
T^ = 50 ns
C = 330 pF
R ~ 220 ft
The full circuit diagram of the Timing Extraction 
Circuit is included in the full circuit diagram of 




3.3.3 THE PHASE-LOCKED LOOP DESIGN
T H E  P H A S E - L O C K E D  L O O P  F U N D A M E N T A L S
Detailed work on phase-locked loop (PLL) systems is 
well documented by Gardner [3.8]; the following para­
graphs only introduce the terminology and the design 
equations used in this section.
The block diagram of a basic phase-locked loop is 
shown in Figure 3.7a. If the input signal has phase 
0^(t), and the VCO output has a phase of 0Q (t), then 
the PLL is in lock when the output of the phase 
detector (v̂ ) is proportional to the difference in 
the phases of its inputs, that is:
K , ( 6 . - 0 ) d l o (Eq.3.5)
where:
Kd phase detector gain.
The phase error, v^, is filtered by the loop filter 
which also suppresses noise and high frequency 
components, and determines the dynamic characteris­
tics of the PLL. The filtered error signal is 
amplified (gain = A) to v^, and used to control the 
frequency of the VCO. The gain factor of the VCO
is K . o
If the passive lag-lead filter as shown in Figure 





A  Block Diagram 
















and the closed loop transfer function of the PLL
H (s) = A K K, F (s)s + K KjA F(s) (Eq.3.7) o d
takes the form [3.8]:
H (s) =
S(2çu - ID 2/K K ) + w 2
---- r  s ,n---° A  - T  -  -- (Eq. 3.8)S Z + 2 CO) S + 60 1 * n n
where:
CO —n the natural frequency;
ç = the damping factor; and
CO =n
K .
(iTx + T 2 )H (Eq .3.9)
C = Jsu)n {T2 + 1/Kv } (Eq .3.10)
where:
K =V A K K , o d
The lock-in range is given [3.8] by:
A(dl = 2iio (Eq .3.11)
and the single-ended noise bandwidth
bl = Js<DniC + Hz (Eq. 3.12). 1 )
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T E E  D E S I G N  C O N S I D E R A T I O N S
The objectives in the PLL design is to minimize 
phase jitter on the recovered clock. Since the rms 
phase jitter is inversely proportional to the Q of 
the tuned circuit [3.10], the effect of jitter can 
be made arbitrarily small by employing a sufficiently 
high Q circuit.
The total phase error, ê , can be written as:
6e = 6d + 0s + 6o (Eg. 3.13)
where :
eQ = the offset phase error due to the 
offset voltages of the phase 
detector and the DC amplifier;
0 = the quasi-static phase error due
to the slow drift of the VCO;
ed = the dynamic phase error due to 
pattern and thermal noise which 
causes the zero crossings of the 
threshold detector to change from 
their nominal values.
Equation (3.13) can be re-written [3.1] as:
6c = r " + T ^ + e o (Eg.3.14)v V
where:
Aw = frequency deviation due to thermal
and pattern noise
Aw = slow frequency drift in the recovered
° clock
0Q is independent of [3.1].
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The design criterion is to confine ee within accept­
able limits (values of 0.2 rad are thought reasonable
[3.3] ), We note from Equation (3.14) that and eg 
can be minimized by employing large value of K^. But 
0Q can only be minimized by monolithic implementation, 
which ensures matched fT's for the transistors 
employed in the phase detector and the DC-amplifier. 
Therefore a PLL chip, NE/SE 561, has been employed.
Drawing from Reference [3.37], we have, for the 561:
K = K,K (Eq.3.15)v d o
K ■— 4 f rad/vo vco '
where:
fvco = centre frequency of the VCO
In a PLL, depends on the input signal, v n. In 
the 561,
for v^n < 50 mV, is proportional to v^n, constant
of proportionality is approximately
0 .2 .
for v. > 50 mV, K, = 3 v/rad, m  — f d 7 7
thus giving a maximum value of as:
K = 12 fvmax vco
The estimated frequency drift (worst case) in the 
561 for f of 10 MHz, is 22 KHz. It is difficult 
to estimate 0q, but with monolithic implementation, 
its contribution is relatively small, say 0.06 rad
[3.3] .
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It is also difficult to estimate Aw exactly, since 
it is a random effect due to noise. Assume, however, 
that (Aw + Awq )/2tt is, in the worst case, 30 kHz. 
Then in this case, the total phase error from 
Equation (3.14) becomes:
e = 1 .2°e
If we wish to keep ee under 5°, then the correspon­
ding K would be K . , that is,v vmin
Kvmin 2 x 107
and the corresponding
« .5, which gives
v^n = 7 mV (peak-to-peak)
This corresponds to a bit density of p = 0.035, that 
is, should the bit density decrease below p = 0.035, 
drifts in the VCO could drive the phase error beyond 
the 5° limit.
C I R C U I T  D E S I G N
Following an example by Harrison [3.2],-we define the 






w ipf = upper cut-off frequency of the loop filter.
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f is determined by Tx = CR! since in general
Tx » T2 and wJlpf
Thus:
Q = ttT ! fvco (Eg.3.17)
and in this case:
a = <T2 t i> V
thus, by using high values of we can ensure a 
proportionally high Q. Hence we design with the 
value of vmax
Choosing Q = 4 x lO4
with f = 107 Hzvco
we obtain Ti = 1.3 x 10~3 s
The other loop parameters to be selected are a>n and 
C as seen in Equations (3.9) and (3.10). They 
have to be chosen to minimize BT (Eq.3.12), and to 
have fast transient phase-error response, and as 
wide a lock-in range (Eq.3.11) .as possible.
From the graphs of transient phase error vs wnt
with C as a running parameter [3.37], it can be
seen that C = 2 gives a good phase error transient
response, and from graphs of B vs c by Gardner
[3.8], we note that for C = 2, BT - 0 and that1j n




0) 2 - Vn Ti + T2 (Eq.3.18)
and from Equation (3.10) 




Since Tx » T2, Equation (3.1'8) simplifies to:
9 K
03n
Thus, wn 3 x 105 rad/s
and t2 * 1.3 x 10"5 s
b l  “ 3.1 x 105 Hz
Aw - 12 x 105 rad/s
=T2 % - = 100
for Rl = 6 kfi (specified)
r 2 « 56 jv
and c = 0.22 yF
These values are acceptable. An interesting prop­
erty of optima in PLL is that their performance 
criteria change very slowly near the optimum [3.8], 
so that there is no need to adjust the loop to 
attain exactly the best performance.
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Thus this completes the design of the PLL posses­
sing the following characteristics:





Single-sided noise bandwidth, B_Li
T H E  V A R I A B L E  P H A S E  S H I F T E R
The output of the VCO of the 561 is a distorted 
square wave at 10 MHz with slow rising edges, and 
an output impedance of 2 Kft. It is not suitable 
to drive the decision network directly. Also, a 
means of adjusting the phase of the sampling pulses 
to clock the decision network at the centre of the 
eye diagram has to be provided. Thus a preamplifier, 
a variable phase shifter, and a Schmitt trigger are 
provided in the recovered clock path, as can be seen 
in Figure 3.8.
The VCO output (10 MHz) is fed to a preamplifier 
with a gain of 10. Phase shifting is achieved by 
the principle of amplitude-to-phase conversion. By 
changing VAD with respect to reference voltage V^p, 
the phase of output square wave can be adjusted.
The circuit has been designed to have a total phase 
shift of 90°. This method is suitable since the
= 120 Mrad/s
= 2
= 3 x 105 rad/s
= 12 x 105 rad/s
= 4 x 1 0 h







Fig.3.8: A Block Diagram of the 
... Variable Phase Shifter
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bandwidth of the ECL devices used in the high speed 
comparator and the Schmitt trigger is far higher 
(> 150 MHz) than the VCO signal frequency (10 MHz).
The circuit details can be seen in the full circuit 
diagram of the data regenerator in Appendix B.
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?-4 PULSE RECONSTITUTION
3.4.1 DESIGN AND IMPLEMENTATION
The main function of the Data Reconstitution 
Circuit is to sample the polarity of the DPSK demod 
ulated signal at the centre of the time slots and, 
in the absence of errors, give an output bit stream 
which is identical to the original bit stream at 
the output of the scrambler in the transmitter.
A typical sequence of essential signal processes 
are:
- threshold detection;
- 'AND' gate operation;
- memory element.
A threshold detector is an amplitude comparator 
which gives an output only when the incoming pulse 
amplitude exceeds the threshold level. Assuming 
that the output of the threshold detector has the 
same polarity as that of the signal being sampled, 
the output of the threshold detector can then be 
combined with a clock pulse from the clock recovery 
circuit in an "AND* gate. This provides an ampli­
tude quantization scheme with the polarity of the 
output identical to that of the incoming bit.
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The memory element retains the polarity of the out­
put bit, and changes it only if a complementary bit 
is received. That is, it converts an RZ bit stream 
to an NRZ bit stream. A block diagram of a conven­
tional Pulse Reconstitution Circuit is shown in 
Figure 3.9.
The signal shaping network is only necessary if it 
is considered that the demodulated bit stream is 
not in a suitable form for regeneration, that is, 
if equalization is needed.
In practice, the form of the Pulae Reconstitution 
Circuit is dependent on the operating speed. But 
in general, the decision circuit has to exhibit two 
properties: high speed compared to the data rate;
and high sensitivity.
In our system, the process of pulse reconstitution 
was achieved by use of an adjustable threshold net­
work, and a commercially available ECL D-type flip­
flop, MC-10131. The ECL flip-flops are more suitable 
for this type of application than their TTL 
counterparts because of their high speed and better- 
defined threshold levels.
The use of a D-type flip-flop concentrates the deci­
sion, 'AND* gate operation, and the RZ-to-NRZ 
conversion in one element. The threshold definition 
is that of the ECL logic devices, and the ^ND*
Clock from Clock
Recovery Circuit
I n p u t  f r o m S I G N A L
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D e m o d u l a t o : r
" H R E S H O L  
1 C I R C U I T
)




operation is provided by the master slave input 
circuitry of the flip-flop. The input is clocked 
to the output during the rising edge of the clock, 
and the inherent memory element of the D-type flip­
flop completes the RZ-to-NRZ conversion.
3.4.2 PERFORMANCE DEGRADATIONS
D E G R A D A T I O N  VU E  TO S T A T I C  P H A S E  O F F S E T S
First, the threshold voltage level should be placed
at the centre of the eye pattern of the incoming
bit stream, that is, if the peak amplitude of the
incoming signal is V , then the threshold should be
placed at %V . However, in practice this optimum P
value varies as a function of several parameters 
such as temperature, level of the driving clock, 
the signal variations, and the DC-drift of the 
supply voltages.
Secondly, the optimum time to make a decision 
whether a *0* or *1 * has been transmitted is when 
the pulse amplitude is at a maximum (centre of the 
time slots). Since the pulse amplitude falls away 
on either side of this optimum, it is important 
that a great attempt be made to sample as closely 
to it as possible. Figure 3.10a shows the ideal 
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(1) that the demodulated bit stream takes on a
raised cosine waveform after the integrator of
the DPSK demodulator (a reasonable assumption
since the channel data rate is f /2 and thes
bandwidth of the integrator is also fg/2)? and
(2) that the ideal sampling instants correspond to 
a reference of 0°, as can be seen in Figure 
3.10b,
then we can write:
e(t) = %V (1 + cose)r
where:
6 = the angle that corresponds to the
departure from the ideal sampling 
instant.
In Figure 3.10b, t is the departure from the ideal 
sampling instant. Thus, instead of sampling at tx, 
we sample at tx + t; this results in peak ampli­
tude of [1 + cose]. We can define some form
of degradation which is due to this sampling pulse 
misalignment, since in the presence of noise it 
would lead to more bit errors in the decision net­
work.
Define degradation in the peak signal voltage as:
i$V (1 + cose) -
D = 20 log W
20 log (cose)
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This is plotted in Figure 3.10c, from which it can 
be concluded that a static phase error of 5° leads 
to a degradation of 0.03 dB in the peak signal 
amplitude. .
The variable phase shifter in the recovered clock
path attempts to reduce D by nulling out the statics
phase offset.
D E G R A D A T I O N  D U E  TO T E E  D E C I S I O N  C I R C U I T
The process of making a decision whether a binary 
10* or 'l' has been transmitted is quite critical. 
Assuming that optimum pulse alignment has been 
achieved, and that the decision threshold is right 
in the centre of the eye of incoming NRZ bit stream, 
the decision circuit would, in practice, still 
suffer from three imperfections:
- the decision threshold ambiguity and 
hysteresis;
- finite slope characteristic rather 
than a discontinuous one; and
- finite width of the sampling window.
(1) F i n i t e  W i dth S a m p l i n g  Window: Ideally, the 
sampling pulse width should be infinitesimally 
small; only then will it not contribute to the 
degradation, Dg, as explained before. The pulse- 
width duration is, in the sampling process, seen
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as sampling pulse misalignment since actual sampling 
of the signal may take place any time during the 
pulse duration period. Maximum degradation occurs 
when the sampling occurs at the end of the pulse 
duration.
In our case, we are employing a D-type flip-flop in 
which sampling is done during the rising edge of the 
pulse, which then becomes the sampling pulse dura­
tion. To minimize this period, a fast Schmitt 
trigger with rise time less than 2.2 ns has been 
implemented with ECL logic devices. If we assume 
this rising time is degraded to 5 ns by some output
reactance, then the expected degradation, D , for 
a bit rate of 10 Mbits/s is 0.1 dB. This is regarded 
as satisfactory.
(2) F i n i t e  T h r e s h o l d  W i d t h : Ideal threshold level 
would be at as shown in Figure 3.10a, and would
have zero width. In practice, a finite width 
threshold region exists - this being due to circuit 
and device imperfections. In this region, right 
decisions cannot be guaranteed.
An undesirable effect of this uncertainty region is 
that it limits the operating margin of the system, 
since an attempt has to be made to avoid the ampli­
tude of the incoming signal from falling in this 
region most of the time. v
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In addition, all comparators,in practice, exhibit 
some degree of reluctance to change states (hyster­
esis) . This is an undesirable phenomenon, even 
though it might seem desirable that the system show 
reluctance to change states due to added noise, and 
not exhibit this behaviour for legitimate signals, 
but in fact, hysteresis affects both equally [3.25] 
resulting in degradation in error rates.
To overcome these problems, tunnel diodes have been 
used in the past [3.13] for high data rates. The 
decision action of a tunnel diode is based on 
quantum mechanical phenomena, rather than on circuit 
feedback, hence the decision threshold margin is 
almost zero. However, application of tunnel diodes 
for this use has not been popular, on account of their 
low output levels, low efficiencies, low reliability 
and low flexibility of logic circuits [3.25]; instead 
high switching speed transistor circuits in the 
current steering mode have tended to be used [3.39].
(3) The F i n i t e  S l o p e  C h a r a c t e r i s t i c : An ideal 
threshold detector changes states in zero time. 
However, in practice, threshold detectors exhibit a 
finite slope characteristic«. - this implies some 
signals which lie in the threshold uncertainty region 
are only amplified to some level short of the 
expected output level. When this output is combined 
in the 'AND' gate with a sampling clock it is not
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recognised, since it does not meet the threshold 
requirements of the 'AND1 gate. This leads to some 
insertion error rate, as investigated by Aratani 
[3.40].
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3.5 THE SCRAMBLER AND DESCRAMBLER
As explained before, the timing information is 
derived from the zero crossings of the primary bit 
stream. The prime function of the scrambler is to 
randomize the bit stream in order to break the 
correlation between the coded words, thereby 
achieving a transparent system (a system that is 
independent of bit patterns) which has high bit 
densities.
The advantages of a transparent system are:
- the RF bandwidth is independent of the bit 
patterns, hence a well-defined spectrum is 
obtained, easing filter design considerations;
- the results of Kasai et al. [3.42] have shown 
that different bit patterns generate 
distinctly different phase jitter in the 
recovered clock, and that,by breaking up the 
bit patterns, the jitter is reduced to a 
small steady state value.
Scrambling can be achieved with or without adding 
redundant bits [3.44], However, it is desirable 
in our case to scramble the bit stream without 
increasing the bit rate, since a 1-bit code is being 
transmitted, and additional bits would tend to add 
high redundancy. As a result, a self-synchronising 
scrambler-descrambler combination has been employed.
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The principle of a self-synchronising scrambler is 
to add a pseudorandom bit sequence to the data stream 
by modulo-2 addition [3.45], and then have a descramb­
ler at the receiver to perform the inverse operation 
of restoring the original data stream. Savage [3.41] 
discusses some types of self-synchronising scramblers 
and he has shown that they are effective in random­
izing periodic bit sequences. He also shows that 
the probability of 111 at the scrambler output 
converges to 0.5 independent of the bit sequence.
The block diagram of Figure 3.11 shows the principle 
of the type of self-synchronising scrambler employed 
in this project. It is a simple device in that no 
auxiliary control signals are needed to keep the 
scrambler and descrambler synchronised at all times. 
The register stages are flip-flops which are driven 
by a common clock and each flip-flop drives the next. 
(The clock has not been shown in Figure 3.11 for the 
sake of clarity.) In addition, the bit sequences 
entering the shift register sections at the scrambler 
and descrambler are identical. Thus the descrambler 
becomes automatically key-locked to the scrambler as 
soon as it is full.
The register states are dependent on the incoming 
data sequence. Consequently, a long string of ' 0's 
will result in reduced bit density in the output of 
the scrambler. In fact, a data input of all zeros,
F i g . 3 . 1 1 : The Block Diagram of the






if started at a time when the scrambler shift regis­
ters are all zero, will produce a 'O'- s bit stream, 
hence the system requires the occurrence of a '1' 
before it starts up.
That the output of the descrambler is, in fact, 
identical to the input of the scrambler in Figure 





= input data stream from the DM coder
= output data stream from the scrambler
= output data stream from the descrambler
Denote modulo-2 addition by (+).
We wish to show that:
a.l d.l
If the feedback connection is at the k-th flip-flop 
as shown in Figure 3.11, then:
bi = ai ©  b._k ©  b._n (Eq.3.21)
[. = b . b . , b .i l V 7  l-k i-n (Eq.3.22)
Substitute for b. in Equation 3.22 to obtain:
di = ai 0  bi-k ©  b±_n ©  b±_k ©  bi_n




bi-k 0 bi-k = 0
(modulo-2 addition) 
hence, in Equation 3.23:
d. = a. (Q.E.D.)l l
M A X I M A L  L E N G T H  S E Q U E N C E
For any scrambler with the shift register sequence 
of degree n, and feedback connections as Shown in 
Figure 3.11, the output bit sequence of the scram­
bler is always automatically periodic with a period 
not exceeding 2n-l. Any output sequence achieving 
a period of 2n-l is called maximal-length shift 
register sequence.
Golomb [3.43] has shown that, for a given number of 
stages, n, we can always find maximal-length feed­
back connections, and Forney [3.46] has tabulated 
maximal-length feedback connections for a varying 
number of stages, n. Since the maximal-length 
shift register ensures maximum randomness for the 
data stream over a long period, scramblers are often 
designed to add a maximal-length shift register 
sequence to the transmitted data [3.47]. The 
descrambler subtracts the same maximal-length 
sequence from the incoming bit stream.
= bi-n © b.i-n
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D E S I G N  A N D  I M P L E M E N T A T I O N
Golomb [3.43] has shown that, in order that a 
scrambler should be effective, that is, for the 
probability of a '1* to approach 0.5 in the output 
data stream, it must have at least five stages. The 
larger stages provide longer periods before a 
sequence repeats, and consequently are more desir­
able, since they would sustain high bit densities in 
the clock recovery circuit for longer periods when 
transitions do not exist in the coder output bit 
stream. The number of scrambler stages is set by the 
desired degree of complexity of the system. We have 
employed a 10-stage shift register scrambler with 
the maximal feedback connections coming from stages 
7 and 10.
Figure 3.12 shows the block schematic of the scram­
bler. The line receiver regenerates the data from 
the ADM coder. To minimize the propagation delay 
ECL-Logic flip-flops, MC-10131, have been employed 
exclusively in both the scrambler and descrambler 
shift register stages. The descrambler schematic 
diagram is shown in Figure 3.13.
The scrambler circuit is on the same PCB as the 
Error Propagation Limiter circuit and the DPSK logic 
circuit, while the descrambler is on a PCB of its 
own. Both circuits are implemented on double-sided 
P C B 1s , with wide ground planes - the top ground
Data in fronw 
Line Receiver
jkD, FF D i FF D. FF D. FF
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plane connected to the bottom ground plane through 
pins on the edge of the board.
The details of the circuit diagrams of the scram­
bler and the descrambler are in Appendix C.
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3.6 EXPERIMENTAL RESULTS
This section summarises the experimental tests done 
on the Scrambler/Descrambler and the Data 
Regenerator.
T E S T  W A V E F O R M S
Figure 3.14a shows the test waveforms of the Clock 
Extraction Circuit. Waveform A is the output of the 
high-speed comparator, and B is the half-bit delayed 
waveform of it, showing the integrating action of 
the feedback capacitor. The delaying action (inte­
gration) of the capacitor can be seen to be 
symmetrical for both the rising and the falling 
edges of the waveform A.
The switching threshold level is seen to be equal 
for both the rising and the falling edges of wave­
form A, and a fast switching action is seen at the 
threshold levels, preserving the ECL transition 
times, as can be seen in waveform C, the secondary 
bit stream. A half-bit delay of 50 ns is demonstr­
ated in waveform C.
Figure 3.14b shows how the Data Regenerator regene­
rates an input bit stream corrupted by noise. 
Waveform A is the input waveform, and B is the 
secondary bit stream from which the PLL extracts 
the clock. The Pulse Reconstitution Circuit under 
the control of the clock regenerates C.
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Fig ,3,14a:
A - Output of the high-speed comparator 
B - Half-bit delayed waveform 
C - The secondary bit stream
Fi g .3.14b:
A - Input waveform with noise 
B - Secondary bit stream 
C - Regenerated bit stream
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E V A L U A T I O N  O F  T E E  T H R E S H O L D  W I D T H
Evaluation of the threshold width of the Data 
Regenerator was carried out with a high-speed pulse 
generator (HP 8012B) fed to the Data Regenerator 
input through a variable attenuator. With a bit 
rate of 10 Mbits/s, and a pulse input amplitude of 
1 volt, the threshold level is adjusted until the 
frequency meter reads a steady frequency of about 
5 MHz ± 100 Hz (the steady state error on the 
frequency meter employed was estimated to be 100 Hz). 
Then the attenuation is increased in steps of 1 dB 
until a significant deviation in the frequency 
(500 KHz, say) is registered. This implies that 
the input signal to the Data Regenerator has been 
reduced to well within the decision threshold region 
of the decision network.
In this case, the peak reading at the input to the 
decision network gives the approximate value of the 
threshold width. This was read to be approximately 
100 mV. For this test, the gain of the preamplifier 
of the Data Regenerator was 10, but for system tests 
it is switched to 100, which implies that the sensi­
tivity of the Data Regenerator is 1 mV.
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M E A S U R E M E N T  O F  B E R  Vs S N R
If we assume that noise at the input to the Data 
Regenerator will assume a Gaussian law, we find 
that the probability distribution function, P(A), 
which is the probability that noise voltage is less 
than A, is obtained by integrating the probability 
of the density function, p(A), up to the value, A.
That is,
P (A) fA p (A) dA (Eq.3.25)
The probability that the noise voltage exceeds A 
is:
rAP (A) = 1 - I p(A)dA (Eq.3.26)
J — 00
If we denote the threshold width by 6, then the 
region of uncertainty is 26 equally disposed around 
the threshold level. Then the average probability 
of a noise sample appearing within the bounds of 
the decision threshold width is given by:
r  ̂ a +6
Px(A) = h p(A)dA (Eq.3.27)
J (%A-6)
where the threshold level is at A/2.
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Similarly, the probability of the noise being 
greater than (%A+6) from Equation (3.26) is:
P2(A) 1 p (A) dA (Eq.3.28)
The total error probability of error for the binary 




p (A) dA + h
s %A+6 
S ( H A S )
p (A) dA
(Eq.3.29)
This integral has been evaluated by Bennett and 
Davey [3.23] for noise confined in the bit rate 
bandwidth as:
BER 1 - h 1+erf(A+<$ 2/2a + *5 %erf (
A +6 
2/2 a
- %erf(A- 5  ̂2/2 a
(Eq.3.30)
where a = root mean square value of the noise 
voltage, which simplifies to:
BER = L _ L. *2 r- I At 6 .erf (----)2/2 a
. r t A - 6 x+ erf(----)2/2 a
(Eq.3.31)





We test the Data Regenerator with ECL-pulses which 
have a peak-to-peak amplitude of approximately 
1 volt, hence,
A/2a = 10
or a = •05A (Eq.3.33)
Thus, substituting Equation (3.33) in Equation 
(3.31), we obtain:




Substituting Equation (3.32) in Equation (3.34), we 
obtain:
. BER = h - h  [erf(1.05 SNR*5) + erf (.95 SNR*5)
(Eq.3.35)
Thus a theoretical curve of BER vs SNR can be 
plotted from Equation (3.35), as can be seen in 
Curve 1 of Figure 3.16.
The bit error rate (BER) performance of the Data 
Regenerator is measured by the test setup of Figure 
3.15. The input to the scrambler is a '1*, hence 
maximum bit density is obtained at the output of 
the scrambler. In the test setup shown, the out­
put of the descrambler should also be '1' (that is, 
a DC-level) if the descrambler understands the 
scrambler and the noise source is disconnected.




Thus the frequency counter should read 'O' or a low 
frequency (±100 Hz) governed by the stability of the 
counter.
Should an error occur, the counter will read a 
frequency equal to the number of bit errors multi­
plied by (m+1), where m is the number of feedback 
taps in the scrambler and the descrambler, because 
of the error extension effect of the scrambler/ 
descrambler. The frequency counter must accumulate 
the errors over a sufficiently long time interval in 
order to provide a meaningful estimate of the true 
BER; we used a period of 10 sec. - the limit of 
our equipment.
A wideband white noise source is passed through a 
step attenuator and added to the scrambler output 
through a probe. By varying the attenuation, we 
compute SNR from Equation C3.32), and o is measured 
with a true rms meter. The BER is computed for 
each value of SNR, and a plot of measured results 
is obtained, as shown in Figure 3.16. Thus the 
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CHAPTER 4: THE DPSK SYSTEM
4.1 INTRODUCTION
This Chapter deals with the design and implementa­
tion of a differentially coherent phase shift 
keying (DPSK) system. The principle of operation 
of DPSK systems is well discussed by several 
authors [4.2] [4.4 ] [4.5] [4.6] [4.9] [4.12], and 
consequently it is only briefly reviewed in this 
work.
The block diagram of the DPSK modulation system 
employed is shown in Figure 4.1. The data stream 
from the scrambler is differentially encoded by the 
DPSK logic before it modulates the RF carrier. In 
the receiver, the carrier signal is mixed with a 
local RF carrier to produce an IF signal which is 
bandlimited, amplified, and then demodulated by the 
DPSK demodulator whose output is fed to the Data 
Regenerator subsystem, as explained in the preceding 
Chapter.
• •









The objectives of this Chapter are to descrik>e the 
design and implementation of the system components 
within the dotted lines in Figure 4.1; that is:
- the DPSK logic;
- the RF receiver;
- the IF amplifier and filter; and
- the delay-multiply detector.
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4.2 DPSK MODULATION
The incoming bit stream from the DPSK logic in 
Figure 4.1 modulates the sinusoidal microwave 
carrier by causing a discrete change in its wave­
form.
A discrete change in the amplitude of the sinus­
oidal carrier is called 'amplitude shift keying' 
(ASK); a discrete change in the frequency of the 
carrier is called 'frequency shift keying' (FSK); 
and a discrete change in the phase of the carrier 
is called 'phase shift keying' (PSK). Several 
invariants of these basic keying techniques have 
evolved [4.3] [4.4]. The choice of the suitable 
keying technique depends on the application for 
which the modulator is intended, which will dictate 
the required bandwidth, bit error rates, and the 
power levels, and consequently the acceptable 
degree of complexity of the modulator - that is, 
the selection between a basic keying technique or 
a higher-state keying technique [4.13].
Our modulated carrier power level is 50 mW, and our 
objective is to maximize the length of the channel, 
hence the selected modulation scheme should maxi­
mize the energy per bit, and since the spectrum 
efficiency of around 1 bit/Hz would suffice for our 
purposes, the modulation requirements of this
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project can well be met by employing binary modu­
lation schemes.
From a comparative study of the binary modulation 
schemes by Edwards [4.1] and Jain [4.2] with respect 
to bit error rate vs SNR, we can make the following 
observations:
(1) PSK modulation with coherent detection provides 
the highest performance for small transmitter 
power levels, since it requires the smallest 
energy per bit to achieve a given error 
probability;
(2) PSK modulation with differentially coherent 
detection (DPSK) provides the next best per­
formance ;
(3) None of the binary schemes has a characteristic 
that decreases rapidly with increasing power 
levels, hence they are all very inefficient 
compared with the Shannon performance (the 
ideal)?
(4) As the SNR increases, DPSK approaches PSK with 
coherent detection.
Thus among the basic RF modulation schemes, binary 
phase shift keying (BPSK) would generally be pref­
erred for digital microwave systems [4.6] . It has 
the following advantages:
— least susceptibility to noise and interference;
- the ease with which direct phase modulation 
(next Chapter) can be achieved.
In PSK systems the bits 'O' and '1' are transmitted 
using the same frequency, and the information is 
carried in its phase. Coherent demodulation is 
necessary, which requires a local reference carrier 
that is locked in phase to the incoming carrier.
Any difference in the phases of the two carriers 
results in degradation of the demodulated signal 
[4.4]. In practice, it is difficult to generate a 
local reference carrier which is exactly locked in 
phase to the incoming carrier. This subtracts from 
the apparent attractiveness of coherent PSK systems.
In addition, the local reference is generally locked 
to the incoming carrier by use of phase-locked loops. 
In a binary system, the carrier phase has equi- 
probable phase states, 0 and ir. It is difficult to 
know which phase state the PLL is locked to, that is, 
we have a phase ambiguity problem which leads to 
inversion of the bits. This problem becomes more 
complex for multiphase systems, making coherent 
detection quite unattractive if receiver simplicity 
is a prime consideration.
One solution to the above problems is to employ DPSK, 
in which case the phase of each bit is used as a 
reference for determining the phase of the next bit, 
that is, information is carried in the relative 
phase changes between consecutive bits, rather than 
in the absolute phase of the carrier, as in coherent
- 189 - ’
PSK.
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A DPSK modulation has been employed in this project; 
its major advantages are a simplified receiver (no 
local carrier that is phase-locked to an incoming 
carrier is required), and the elimination of phase 
ambiguity. The penalty for employing DPSK is a 
degradation in the system SNR performance for a 
fixed error rate, compared to the coherent case, 
this being due to the fact that DPSK employs a 
reference which has the same SNR as the input signal 
as against coherent PSK, which employs a*clean* 
reference.
A DPSK system employs a 1-bit delay of the carrier 
for demodulation, hence it should perform well if 
interference is of the type which is essentially 
constant over the duration of two-bit periods. In 
particular, if the transmission medium is unstable, 
a DPSK system may well be superior in performance 
to that of the coherent PSK because of the diffi­
culty of establishing a reliable phase-locked local 
carrier signal.
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4*3 DESIGN AND IMPLEMENTATION
As explained in the previous section, information 
in the DPSK signal is carried in the phase transi­
tions of the carrier signal, hence some means of 
phase encoding the data stream is required in the 
transmitter - this is done by the DPSK logic, which 
consists of a delay-multiplier [4.8]. The reverse 
process is carried out by the DPSK demodulator.
T H E  D P S K  L O G I C
The block diagram of the implemented DPSK system is 
shown in Figure 4.2. It shows the DPSK logic in 
the transmitter and the Demodulator in the receiver.
The delay-multiplication in the DPSK logic is 
achieved digitally - the EX-OR gate is a digital 
analogue of the multiplier.
Define:
br = the bit stream from the scrambler;
i .b = the bit stream that modulates the r
RF carrier;
<|>r = the phase of the RF carrier.
Then Table 4.1 shows how the DPSK logic achieves 
the phase encoding for a typical bit stream from 
the scrambler. An incoming bit stream, br, is 
added (modulo-2) to the transmitted bit in the
Channel »
Fig.4.2: The Block Diagram











previous time slot, b̂ ._̂ , to produce the current
* itransmitted bit, br. A 'l1 in the transmitted bit 
stream corresponds to the phase tt of the carrier 
and 'O' to 0°.
The modulo-2 addition is achieved by a fast ECL 
EX-OR gate, MC-10107, and the bit delay is obtained 
by use of a high speed, D-type flip-flop, MC-10131. 
The DPSK logic is in the same PCB as the scrambler 
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T E E  D P S K  D E M O D U L A T O R
The DPSK Demodulator, as shown in Figure 4.2, 
consists of the delay-multiply and an integrator 
(low-pass filter), and it extracts the bit stream, 
br, from the IF signal by carrying out modulo-2 
subtraction on it, that is, it carries out an 
EX-OR operation on the IF signal. In order that 
the delay-multiply can achieve this, we equip it 
with the following information:
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•1 * = d 0' for 0 < t < 2T (Eq.4.1)(TT f U) — —
' O'  = i ( o '  0̂  f o r  0 i  t  i  2T (E q . 4 . 2 )
that is, give a '0- whenever there is no phase 
change in the consecutive time slots, and a *1 * 
otherwise.
Therefore the expected digital waveforms for a 
typical bit stream, br, in the transmitter receiver 
and the Data Regenerator assume the forms seen in 
Figure 4.3. The waveforms show that the demodul­
ated bit stream has similar waveform to b , but ther .
regenerated data stream is identical to b^.
The 1-bit delay is obtained by a transmission type 
of delay line. The multiplier was selected to be 
a double—balanced mixer, HP—10514, which is a low- 
level mixer with typical insertion loss of 5 dB 
over the IF frequency range from 10 MHz to 300 MHz.
Define:
6 4) = phase difference between the LO and
RF inputs to the mixer;
E = the DC output of the mixer.
4>
Then, from the phase characteristic of the HP-10514,
observe t h a t :
for 6 <f> = 90°, E = 0
6<f>
0oA E > 0
6<f> A <D O 0 E ♦ < 0
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From our design, 6 4) should switch between 0 and tt , 
which would ensure maximum excursions in E.. Thus, 
if there is no phase change in the consecutive time 
slots, that is, for (tt, tt) or (0, 0), 6<f> = 0, hence 
gives maximum negative value, giving us the bit 
'0* in accordance with Equation (4.2). Similarly, 
if there is a phase difference between two consecu­
tive time slots, | 6<j> | > ir/2, or if |s<j>{ = tt , we have 
E^ giving a maximum positive value.
The low-pass filter is just an RC filter which cuts 
off at half the bit rate. This can easily be modi­
fied for various bit rates. At 10 Mbits/s, R = 50 ft 
and C - 680 pF.
T E E  R F  R E C E I V E R
The RF receiver in our case consists of the RF mixer, 
the local oscillator and the IF stage.
The incoming microwave signal is mixed with a signal 
from a C-band phase-locked oscillator, CMI PN 42P-2, 
to produce an IF frequency which is an integral 
multiple of the data rate. The selection of the 
actual IF frequency is not critical so long as it is 
many times the data rate. We have followed an 
example by Nosaka et al. [4.7], and employed an IF 
of 100 MHz for our tests at 10 Mbits/s.
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The RF mixer employed is a balanced mixer,
HP HMXR-5001, with a typical conversion loss of
7.5 dB at 4 GHz. The output from the IF port is 
coupled to the IF preamplifier through a micro­
miniature wideband (10 K - 800 MHz) RF transformer, 
Mini Circuits TMOI-1.
The schematic of the IF stage is shown in Figure 
4.4. It consists of a tuned transistor amplifier 
followed by a power amplifier, a limiter and a 
power splitter. The centre frequency of the 
LC-tuned circuit can be varied; it is designed with 
a bandwidth of 30 MHz. rts output is fed to a 
power amplifier, Philips OM-35Q. An amplitude 
limiter is employed, and is implemented with 
Schottky barrier diodes, HP 5082-2800. Its out­
put is divided into two paths by an in-phase power 
splitter, Mini Circuits, PSC-4. One output of the 
power splitter goes to the LO port of the mixer, 
and the other to the RF port.
Fig.4.4: The Block Diagram









CHAPTER 5: THE RF MODULATOR
5.1 INTRODUCTION
5.1.1 THE RF SIGNAL PATH:
Figure 5.1 shows the position of the RF modulator in 
the signal path. The data stream from the scrambler 
is fed to the DPSK encoding logic which, in turn, 
feeds it to the RF modulator. The RF modulator 
'loads* it onto the microwave carrier, which trans­
mits it in sequence, one bit at a time, to the 
receiver. The receiver carries out a frequency 
conversion on the received signal and the DPSK demodu­
lator, as described in Chapter Four, extracts the bit 
information from the IF signal.
Important system specifications in the design of the 
RF modulator are:
• the carrier frequency;
• the transmitter power;
• the data rate;
• the RF spectrum efficiency in bits/Hz; and
• the modulating pulse format.
Data from DPSK RF
Scrambler LOGIC MODULATOR
Fig.5.1: Position of the RF Modulator 




The information about the carrier frequency is 
important, since RF modulators have finite band- 
widths and an attempt has to be made in the design 
to keep the carrier frequency at the centre of the 
bandwidth. In our case, the carrier frequency has 
been specified as 4 GHz. The combination of the 
data rate and modulating pulse format dictates the 
required speeds of the RF modulator. The data rate 
is specified as 10 to 30 Mbits/s and the modulating 
pulse format is NRZ, resulting in the modulation 
rate of 5 to 15 MHz. The modulation rate is an 
important parameter since in practice it sets an 
upper bound on the volume of traffic which a digital 
communications link will carry. The spectrum 
efficiency is not important in our case since the 
system is a laboratory model with a single hop, 
single channel, single polarization and single-way 
digital communications link, and therefore can be 
specified as 1 bit/Hz.
5.1.2 DIODES AND FERRITES AS ALTERNATIVES
There are basically two competing technologies 
employed in digital phase shifting; these are 
diode and ferrite devices. In ferrite devices, 
phase shifting is achieved by application of a 
magnetic biasing field which changes the magnetic 
permeability and hence the phase delay of the RF 
signal through the ferrite devices, whereas in PIN
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diodes, say, the phase shift is achieved by switching 
♦the PIN diodes 'ON' and 'OFF' and rerouting the 
microwave signal.
A number of factors usually influence the decision 
between the diode and the ferrite. These include 
system structure, insertion loss, carrier frequency, 
power handling capability, temperature sensitivity, 
and matching. While no technology can claim abso­
lute superiority over the other, the diode control 
devices are more current [5.18] [5.19], and as such 
they have been employed in this project.
Diode phase shifters generally have the following 
advantages over the ferrite devices: They:
(1) can be made more compact by employing 
microwave integrated technology;
(2) can be operated at higher modulation 
rates;
(3) have simpler construction and control 
circuitry;
(4) have higher temperature stability; and
(5) have reciprocal operation.
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5-2 DIRECT RF MODULATION AND IF MODULATION
An RF modulator carries out the process of keying as 
defined in Chapter Four, that is, it places the 
digital information on the RF carrier. For 
biphase shift keying (BPSK) two discrete changes in 
the phase of the carrier are produced, namely, 0 and 
it radians. There are basically two methods of 
achieving this discrete change in the phase of the 
carrier signal with diode phase shifters. These are:
• by doubly balanced modulators; and
• by path-length switches.
Doubly balanced modulators employ high-speed Schottky 
barrier diodes in a balanced bridge configuration.
By driving alternate pairs of diodes into conduction 
with a modulating signal at the IF port, an effective 
0° to 180° phase switching can be achieved on the RF 
signal coming out of the LO port if the RF port is 
the input port. Such modulators are generally avail­
able and provide good performance over wide 
bandwidths [5.18].
Path-length switches employ diodes to switch between 
different transmission paths whose phase difference 
gives the desired phase shift. Although they are 
generally slower than the doubly balanced type, they 
have been preferred in this project since they can be 
made to switch microwave power levels of 50 mW with 
ease at the required modulation rates.
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In each of these methods, modulation can be performed 
directly at the carrier frequency (direct RF modula­
tion) in which case a sinusoidal signal at the correct 
RF carrier frequency is modulated by the incoming bit 
stream from the scrambler (Fig.5.2a). It can also 
be performed at some intermediate frequency (IF 
modulation)(Fig.5.2b)f where the modulated sinusoid 
is to be upconverted to the proper carrier frequency.
Choice has to be made between direct RF modulation 
and IF modulation. IF modulation offers the follow­
ing advantages:
(1) Modulation occurs at a low level point in 
the system, enabling the use of Schottky 
barrier diodes to be employed. These allow 
production of carefully controlled balanced 
waveforms which are independent of the data 
stream pattern.
(2) A high degree of phase accuracy can be 
achieved easily at lower frequencies.
(3) Swept frequency measurements for the test 
equipment are simplified.
(4) Back-to-back testing for the modulator/ 
demodulator units can be done without 
introducing any transmission impairments - 
an important advantage in experimental 
equipment.
Fig.5.2a: Direct RF Modulation
Fig.5.2b; IF Modulation
B A N D P A S S








The major disadvantage of IF modulation is the 
increased system noise due to the IF oscillators and 
the upconverter circuitry. In addition, these extra 
components lead to high cost and a higher number of 
active devices, resulting in reduced system relia­
bility. Since the upconverters usually employ 
high-Q bandpass filters, they have inherent speed 
limitation due to severe intersymbol interference at 
high data rates. Hence, IF modulation is not suit­
able for fast speeds of operation - a major 
requirement in our laboratory model.
Direct RF modulation offers the following advantages:
(1) It leads to:
- a more compact system;
- a cheaper system;
- higher dc-RF efficiencies since only 
few stages of amplification are needed.
(2) Faster switching time can be attained with 
the result that saturating solid state power 
amplifiers (for their cheapness) can be used 
with very little system degradation in the 
transmitted signal, due to the AM-PM distor­
tion .
(3) The actual RF modulation function is physically 
separate from the microwave source; hence 
these two can be optimized independently.
Should a higher power oscillator be required in 
the future, it can be inserted without 
redesigning the whole modulator.
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(4) Direct RF modulation systems tend to be more 
flexible in terms of ultimate system informa­
tion capacity. It is easy to add a (0°-90°) 
phase shifter in series with a (0°-180°) phase 
shifter and hence double the information rate.
The disadvantages of direct RF modulation lie in the 
fact that:
• PIN diodes may have to be used which are usually 
difficult to drive at modulation rates exceeding 
24 MHz [5.1] .
• Wide tolerances are not acceptable in the system 
components - leading to more stringent design 
specifications and adjustment requirements. 
However, this is slightly offset by the fact 
that the operation is digital, hence the charac­
teristics of the modulator are not sensitive to 
small changes in the environmental temperature 
or in the bias voltage.
Direct RF modulation has been adopted in the present 
experimental equipment. It can be employed at high, 
medium or low carrier power levels. High power RF 
modulation is undesirable because of the relatively 
high modulator power losses. Even though an RF 
amplifier can be used to compensate for the high 
losses in the transmitted power, the scheme is still 
unattractive because it leads to low dc-RF efficien­
cies. Figure 5.3a shows the block diagram of a high 
power-level direct RF modulator.
Fig.5.3a: High Power-level Direct RF Modulator
Fig.5.3b: Low Power-level Direct RF Modulator
B A N D P A S S
F I L T E R
CHANNEL
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Direct RF modulation at lower power levels can be 
employed also (Fig.5.3b). The advantage of this 
scheme would be that Schottky barrier diodes can be 
employed in the modulator, Schottky barrier diodes 
have very high switching speeds (= 2ns), hence high 
data rates can be achieved. The only disadvantage 
is that quite a few stages of RF amplification are 
necessary to bring the power level to the required 
transmitter level — an undesirable feature since it 
leads to an increased equipment complexity and 
consequently decreased reliability.
Direct RF modulation at medium power levels was found 
suitable for the present experimental equipment since 
obtainable switching diodes could be switched at 
sufficiently high speed to satisfy the required 
switching speed specifications at the given medium 
power-level, 50 iaW - the rated maximum power for our 
signal sources. A block diagram of the realized 












5-3 DIGITAL DIODE PHASE SHIFTER
5.3.1 REVIEW
A diode phase shifter is the component designated as 
SPST (Single Pole Single Throw) switch in Figure 5.4. 
Its major function is to control the phase of the 
microwave carrier. As explained earlier, path-length 
switches are to be employed, and there are, in 
general, four types of diode phase shifters that are 
well-known and employ the principle of path-length 
switching [5.1], These are:
• the switched line;
• the reflection;
• the loaded line; and
• the high-low pass types of digital
phase shifters.
The simplest digital phase shifter is the switched 
line type. It consists of two SPDT switches which 
select one of the two paths, as shown in Figure 5.5. 
The achieved phase shift is 2ttA£/A, where Ai, is the 
path difference between the two transmission paths, 
and X is the wavelength of the microwave signal.
The reflection type of phase shifter is the second 
in complexity. It may consist of a. (90°, 3 dB) hybrid 
coupler or a circulator. As shown in Figure 5.6, 
when the switch is open the microwave signal
Fig.5.5: Switched Line
A <t> = 2ttAä/X
Fig.5.7 : Loaded Line 
A <J) = 2tan 1 Bni-Vb "2'
4 n
DIGITAL PHASE SHIFTER CIRCUITS
Fig.5.6: Reflection ,
A<J> = 2ttA£/X
B = sin ( A<j)/2)
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propagates to the end of the transmission line and 
gets reflected at the short circuit, but when the 
switch closes the short circuit is advanced to the 
diode position by A£, resulting in a discrete phase 
change given by 2itA£/A.
The next in complexity is the loaded line diode phase 
shifter. The inductive susceptance causes a phase 
advance and the capacitive susceptance a phase lag 
when they are switched in. The A/4 separation 
provides the best matching between the elements. The 
defining equations are as shown in Figure 5.7 [5.13],
The high-low pass filter is the most complex of the 
four types. The matching of the T circuit (Fig.5.8) 
is provided by the proper selection of components. 
Phase delay is provided by the low-pass circuit and 
phase advance by the high-pass circuit. The defining 
equations are as shown in Figure 5.8 [5.6].
The selection of the appropriate phase shifter is 
dictated by the intended application, but in general 
the selection criteria will be based on the required 
bandwidth, insertion loss, average power, peak power, 
size, and complexity. The switched line type tends 
to be used more in applications where it would be 
difficult to make fine adjustment in the final 
assembly, the reason being that its phase shift is 
well defined by the difference in the line lengths. 
The reflection phase shifter, while it does not
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require fine circuit adjustments, tends to require 
precision in construction, otherwise large phase 
errors can result. It has been employed in this 
project and will be seen in the following sections. 
The loaded line phase shifter is more suitable for 
high-power, narrow-band applications [5.31], and the 
high-low pass phase shifter gives a wide bandwidth 
without using a circulator, and also gives the most 
compact size of the four configurations [5.11].
5.3.2 THE REFLECTION DIODE PHASE SHIFTER
The type of phase shifter selected for implementation 
in this project has been the reflection type employ­
ing a circulator. It has the following attractive 
qualities. It:
(1) requires the least number of high-speed 
switching diodes of all the diode phase 
shifters;
(2) can easily be made compact by microstrip 
techniques;
(3) does not require complex driver circuitry;
(4) can easily be operated at the required 
microwave power levels of 50 mW at the 
required data rates; and
(5) bandwidths of more than 300 MHz can be
achieved.
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T Y P I C A L  C H A P A C T E R I S T I C S :
C o n s t r u c t i o n : A reflection diode phase shifter 
employing a circulator can be made with:
• a shunt diode with a short-circuited transmis­
sion line behind it;
• a series diode with an open-circuited trans­
mission line behind it;
• a transmission line terminated with a lumped 
circuit and a diode.
P h ase Error: Mismatches between the circulator and 
the terminating impedances contribute large phase 
errors. They are difficult to work with, because of 
the stringent requirements on the interconnections 
to avoid mismatches.
I n s e r t i o n  Loss: Insertion losses are rather high 
(greater than 3 dB, typical), hence the selection of 
a circulator with low insertion loss is important 
since the RF signal passes twice through the circu­
lator. Mismatches between the components lead to 
increased insertion loss.
P o w e r  H a n d l i n g  C a p a b i l i t y : Capable of high powers, 
but the limit is usually imposed by the PIN diodes 
employed [5.31].
B a n d w i d t h : Wide bandwidths can be obtained by connec
ting the diode directly to port 2 of the circulator, 
taking diode parasitics into account [5.15]. In this
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case, the bandwidth will only be limited by the 
circulator. The transmission line approach has 
narrower bandwidths.
S w i t c h i n g  S p e e d : The maximum switching speed is 
usually limited by the high speed diodes employed.
Cost: The cost is dominated by the cost of the
circulator and the input and output isolators.
5.3.3 THE IMPLEMENTED RF MODULATOR
In the implementation of the reflection diode phase 
shifter, we have opted for a T-transmission line 
configuration in which the two arms are both a A/4 
away from their junction point. One arm is a shorted 
end transmission line and the other an open-circuited 
transmission line, and phase shifting is achieved by 
switching between these two transmission lines.
The advantages of this circuitry are ease of implem­
entation and the capability to meet the bandwidth 
requirements of the project (more than 300 MHz) . An 
important merit of this configuration is that it 
sacrifices bandwidth to achieve a better accuracy in 
the phase shift, which now depends on a well-known 
fixed length of transmission line behind the diode 
position (the junction point), and the diode para- 
sitics only contribute to the total phase error, as 
will be seen in the next section.
217
The schematic block diagram of the implemented RF 
modulator is shown in Figure 5.9. The manner of oper­
ation is given below and the theoretical performance 
degradation due to various factors is given in the 
next sections.
O P E R A T I O N
C i r c u l a r  A c t i o n : The RF signal entering port 1 of the 
circulator from the input isolator comes out of port 2 
by circulator action and the RF signal reflected by 
the diode switch comes out of port 3 of the circulator 
to the output isolator.
P h a s e  S h i f t  A ction: The diode is at a X/4 position 
from both the shorted-end and the open-circuited 
transmission lines. Hence, during reverse conditions, 
an open circuit appears at the diode position due to 
the short-circuit being X/4 away, leading to the angle 
of reflection coefficient of 0°. During forward bias 
conditions, the open-circuited transmission line is 
connected, hence a short-circuit appears at the diode 
position due to the open-circuit being x/4 away, 
resulting in the angle of reflection coefficient of 
180°.
D r i v e r  A c t i o n : The driver is a high speed pulse 
amplifier which provides the pulses needed to close 
and open the diode switch in response to the data 









5-4 CAUSES OF PERFORMANCE DEGRADATION 
IN THE RF MODULATOR
The implemented digital phase shifter of Figure 5.9 
attempts to achieve a phase shift of 180° on a 
sinusoidal microwave carrier. An ideal digital phase 
shifter would achieve the 180° phase shift without 
any phase error or amplitude variation on the micro­
wave signal; that is, it would transform A cosoj to
to A cos(wot + tt) , where A is the amplitude of the 
carrier signal and its frequency.
However, a practical system can be expected to fall 
short of the ideal; that is, there will be a phase 
error on the 180° phase shift and the RF modulator 
will have insertion loss. The sources of performance 
degradation have been grouped into the following 
classes :
(1) phase error due to the nonideal diode switch;
(2) phase error due to mismatches;
(3) insertion loss due to the nonideal RF devices;
(4) degradation due to finite switching time.
5.4.1 PHASE ERROR DUE TO THE NONIDEAL DIODE SWITCH
A perfect diode would switch between a pure short
circuit (R = 0) under forward bias conditions and a
pure open circuit (R = «>) under reverse bias condi­* s
tions. Therefore, if a perfect diode were employed
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as a path-switch between the two arms of the 
T-transmission line configuration of Figure 5.9, in 
such a way that the open-circuited transmission line 
is selected during forward bias conditions, an 
infinite admittance would be seen at the diode posi­
tion looking into the parallel combination of the 
transmission lines, giving °° + j °° on the Smith chart 
for all lengths of the transmission lines behind the 
diode. If the shorted-end transmission line is 
selected during the reverse bias conditions, then a 
zero admittance appears at the diode position.
In practice, however, the above conditions cannot be 
met, because:
(1) the distance of the diode position from the 
ends of the transmission lines will not be 
exactly A/4, depending on the accuracy of 
construction.
(2) the diode has parasitic reactances. These 
are: the cartridge capacitance; the junction 
depletion layer capacitance; and the whisker 
inductance.
A practical diode exhibits inductive reactance during 
forward bias conditions and capacitive reactance 
during reverse bias conditions. When the open- 
circuited transmission line is connected (forward 
bias conditions), the impedance seen looking into the 
transmission line will be:
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xsc = "j cotOd!) + j Xj (Eq.5.1)
where:
6 = 2ti/\ (Eq.5.2)
dj = length of open-circuited trans­
mission lines
x^ = normalized inductive reactance of 
the diode (forward bias conditions)
Equation (5.1) assumes that the normalized
impedance in the shorted-end transmission
line will be far higher than x .s c
During the reverse bias conditions, the shorted-end 
transmission line will be connected and its input 
impedance will appear in parallel with the capacitive 
reactance of the diode and the resultant impedance 
will be Zqc, given by:
2oc = 3 tan(3d2)// jxc (Eq.5.3)
where:
xc = normalized capacitive reactance 
dz = length of the shorted-end trans­
mission line
Thus the normalized admittance, B , will be given 
by:
Boc -j cot(.gd2) -jyc (Eq.5.4)
where:
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yc = V X c
Boc l/zOC
Similarly, normalized admittance during forward bias
conditions, B , will be given by: sc
B = 1/Z from Equation (5.1)sc sc
= - x--- t------  (Eq.5.5)tan 3d 2 + x ̂ ^
The parasitic reactances xc and will cause phase 
errors on the required phase shift as will be seen 
below.
Let the reflection coefficient, T, at the diode 
position,, be given by:
Y, - Y
T = — ----  (Eq .5.6)
Y + Y o
where:
y = the characteristic admittance
of the transmission line, and 
Y = the terminating admittance
If the terminating admittance is only reactive, that 
is:





Y - jB o JŸ + jB o J
(Y 2 - B2) - j 2 BYO O
Y  ̂ + B2 O (Eq.5.8)







= -2 tan” 1 (B/Y )o (Eg.5.10)
= -2 tan- 1(Bn), Bn = B/Yq (Eq.5.11)
Thus the normalized susceptance, B^, would directly 
give the angle of reflection coefficient.
Substituting Equation (5.4) and Equation (5.5) 
respectively in Equation (5.11), we obtain angle of 
reflection coefficient during reverse bias, (j)̂ , as:
$2̂  = ~2 t a n ~ 1 [-yc - cot(gd2) ] (Eq.5.12)
and similarly for forward bias angle of reflection 
coefficient, cf>FBf we obtain:
= -2 tan"1[-l/{cot($d2) - x£}] (Eq.5.13)
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The required phase shift will be given by:
^FB " ^RB (Eq.5.14)
that is
-22 tan”1 [-y cot(3d2)]
For an ideal diode switch, dj and d2 = X/4 and the 
short-circuit reactance of the diode (x̂ ) and the 
open-circuit susceptance (yc) are zero, hence:
A<J> = 7r as required
Assuming the required precision has been obtained in 
di and d2, the phase error will be controlled mainly 
by y and x , whose effect can only be minimized byw X
choosing diodes with low parasitic reactances.
5.4.2 PHASE ERROR DUE TO MISMATCHES
Another source of phase error that exists in the type 
of modulator employed is the intervening mismatches; 
that is, between the circular port 2 and the diode 
switch assembly, and the circulator output port 3 and 
the terminating impedance.
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If we denote the reflection coefficient of the diode
switch by T , and that of the interconnection bv Tx J m'
then, as has been shown by Garver et al. [5.16] using
numerical techniques, the resultant phase error, e ,P
can be approximated by:




For low-loss phase shifters,
is assumed perfect, T = 1
Equation (5.20) above:
that is, if diode switch 
, hence substituting in
e = ±4sin”1[T 1p L mJ (Eq.5.21)
Thus, an intervening mismatch of VSWR = 1.1 will give 
a maximum phase error of 12°.
In terms of VSWR, White [5.13] approximates this 
phase error by:
e = 100(VSWR - 1)P (Eq.5.22)
For the previous example of V S W R  = 1.1, we obtain
e^ - 10 , w h i c h  compares favourably to that of 
Equation (5.21).
Another source of phase error in the type of modulator 
employed here is the fact that the circulator has 
finite isolation between the ports. A 20 dB isolation 
between the ports of the circulator is equivalent to a
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voltage reflection coefficient of 0.1 , which gives a 
maximum phase error of ±22.8°. Thus it can be seen 
that this type of phase shifter is very sensitive to 
mismatches, hence it should work better if the circu­
lator and the diode mount are printed on the same 
stripline board without the intervening connectors.
In our case, these components are mounted separately.
5.4.3 . INSERTION LOSS DUE TO NONIDEAL RF DEVICES
Contributions to insertion loss, L , in the RF modu-sf
lator are due to:
(1) insertion loss of the circulator between 
ports 1 and 2, and between ports 2 and 3;
(2) propagation through the transmission line 
itself;
(3) the mismatch between port 3 of the circu­
lator and the diode mount; and
(4) the diode switch itself. •
The objective in the design of the RF modulator is 
to make the insertion loss as low as possible, since 
it results in the heating of the phase shifter and 
loss of power at the transmitter, and therefore 
reduces the available SNR's at the receiving end.
The first three causes of insertion loss can be 
reduced by selecting a circulator with low insertion 
loss and by ensuring a good match between the compo­
nents. In the case of the diode switch, the
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insertion loss is a fundamental limitation by way of 
the switch being nonideal.
Hines [5.14] has developed fundamental theorems in 
RF switching, and these theorems predict the beha­
viour of the diode switch from the parameters of the 
diode. One of these theorems, the Insertion Loss 
Theorem, states that:
A diode phase shifter designed so that it has equal 
dissipation in both the 'ON1 and the 'OFF' states, 
and such that at a frequency of f Hz with an incident 
power of P watts, gives a phase shift of A<J>, will 
dissipate power, watts, given by the formula:
P -
-p- = 4(j=-) sin (4£) (Eq.5.24)cs
where:
= /R, Rr ]
= junction capacitance 
= RF resistance during forward 
bias conditions
= RF resistance during reverse 
bias conditions
The implications of this theorem to the circuit 
designer are:
• It does not matter which diode is used, the 
diode switch will have insertion loss;
• For a fixed frequency and power/ this insertion 






• The insertion loss can only be minimized by
reducing the ratio of the operating frequency,
f, to the upper cut-off frequency, f .c s
Assumption of equal dissipation in both states makes 
the above formula give optimistic results about the 
insertion loss, whereas in practice, insertion loss 
is dominated by the diode resistance at forward bias, 
Rg• Unequal insertion loss in both states is due to 
the fact that reverse bias conditions usually cause a 
higher VSWR than forward bias conditions. Garver
[5.15] has suggested that the unequal insertion loss 
in both states can be equalized by putting a resis­
tance in parallel with the diode which therefore 
lowers the VSWR during reverse bias conditions, but 
does not affect the forward bias VSWR very much.





T Z + R . o s
and:










20 log (1 + 2̂ )z (Eq.5.26)o
where
Rs « Zo
Hence this equalization improves the insertion loss 
performance of the RF modulator.
5.4.4 DEGRADATION DUE TO THE FINITE SWITCHING TIME
T H E O R E T I C A L  L I M I T A T I O N
The basic structure of the PIN diode consists of a 
P-layer on one side and a high conductivity N-layer 
on the other, separated by a lightly doped high
resistivity I—layer. During forward bias conditions, 
charge accumulates in the I-region, and the switching 
time limitation results from the requirement to clear 
the I-region of this stored charge when the diode 
switches from low impedance forward bias state to the 
high impedance reverse bias condition.
The theoretical minimum switching time, t . , is ̂ ' min'
equal to the theoretical minimum transit time, t  ,' m
required to clear the I-region of the carriers, which
is set by the saturated carrier velocity, v (cm/s)s






The saturated velocity of the carriers in silicon is 
107 cm/s and the breakdown voltage of small silicon 
diodes is 105 v/cm. Therefore the breakdown voltage, 
vn , for a width, w cm, is given by:D









A diode shunting a TEM transmission line with char­
acteristic impedance of Zq can control a peak power, 
P, given [5.14] by:
P = E28Z
where: E = peak input









Combining Equations (5.31) and (5.33), we find the 
theoretical limit of the switching speed as:
Tmin (p)3*25 (ns) (Eg.5.34)
The derivation of Equation (5.34) assumes that the 
diode is biased to so that the peak RF voltage
can reach V^. In most practical situations, very 
low reverse bias levels are employed; thus the 
theoretical limit is never approached, indicating 
that the practical limit of the switching time is by 
far larger than that indicated by t  . . The fact 
that the transition time between the 'ON* and 'OFF* 
states is finite results in some form of degradation 
on the system performance, as will be seen below.
E F F E C T  ON M O D U L A T O R  P E R F O R M A N C E
The finite switching time of the modulator degrades 
the system performance, in that:
(1) it introduces amplitude to phase modu­
lation distortion (AM-PM conversion);
(2) it reduces maximum available signal power.
A m p l i t u d e  M o d u l a t i o n : In BPSK systems, the 180° 
phase shift requires that the two bias states be 
diametrically opposite on the Smith chart - which 
says that the normalized impedance in one bias state 
should be equal to the normalized admittance in the
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other state. Thus the trajectory of the impedance 
on the Smith chart in one bias state passes through 
a region of low impedance in order to change to the 
equivalent admittance of the other bias state and, 
because the transition through this low impedance 
region can only occur in finite time, as outlined in 
the previous paragraph, it results in the notching 
of the microwave power at this point. This is an 
inherent limitation in the 0° to 180° phase shifting 
process, hence BPSK modulators have a 100% amplitude 
modulation component during the switching period, 
which implies that, if saturating amplifiers (because 
of their cheapness and efficieny) are used to boost 
the power output after modulation, there will be 
large distortion due to AM-to-PM conversion.
A v a i l a b l e  S i g n a l  P o w e r : Fast switching speeds 
compared to the data rate reduce emission of spectral 
lines in the RF spectrum [5.28]. This is important 
since it puts maximum transmitted RF energy into the 
information sidebands. The spectral lines do not 
carry any useful information except the clock, and 
they are undesirable since their energy increases 
l(at the expense of the useful energy in the informa­
tion sidebands) with the duration of the phase 
transition times. For example, the useful signal 
power is reduced by 3 dB for a raised-cosine shaped 
phase modulation as compared to the rectangular- 
phase shaped modulation [5.29).
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However, according to Robinson and Hussain [5.21], 
if the switching time is a small fraction (less than 
20%) of the bit period, the effects of AM-PM conver­
sion and the amplitude nonlinearity become second- 
order contributions to the overall performance of 
the PSK transmission system, hence they can be 
ignored. Signal energy in the sidebands can be 
maximized by switching with speeds up to 1% of the 
bit period. The design goal in this project has 
been to achieve switching time of at least 20% of 
the data rate.
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5.5 DESIGN OF THE RF MODULATOR
5.5.1 SPECIFICATIONS:
(1) The desired information capacity of the 
proposed digital transmission system is 
30 Mbits/s, hence the switching speed 
must be less than 6 ns.
(2) The modulator must also achieve a phase 
shift of 180° with a phase error of less 
than 10°.
(3) The diode must have a minimum power hand­
ling capability of 50 mW.
(4) Insertion has to be kept to less than .
3.5 dB.
- C5) The bandwidth must be at least 300 MHz.
5.5.2 DESIGN AND IMPLEMENTATION .
OF THE PIN-DIODE SWITCH.
The selected PIN-diodes for the switch were the 
Microwave Associates beam leads PIN-diodes, MA-473Q2, 
with typical capacitance value of 0.03 pF at reverse 
bias of +10v, and series resistance of 4.5 ohms with 
forward bias currents of 10 mA, and typical switching 
times of 5 ns.
The schematic of the implemented PIN-diode switch 
configuration is shown in Figure 5.12.
2 x PIN diode
FROM DRIVER
RF Choke
Fig.5.12 : A Schematic Diagram 
of the Diode Switch
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The transmission line is fabricated on microstrip - 
reinforced PTFE (RT Duroid 5880) with a thickness of 
0.5 mm and a relative dielectric constant of 2.2 - 
and its characteristic impedance is 50 ohms. The 
configuration employed has the advantage of allowing 
simple biasing network for the PIN diodes. The two 
diodes are connected in parallel at the A/4 point, 
asi. shown in Figure 5.12, to increase the power 
handling capabilities and to decrease the series 
resistance during forward bias.
The PIN diode switch circuit is enclosed in a 
metallic box measuring 40 mm x 40 mm x 40 mm to 
minimize any parasitic resonances at the operating 
frequency of 4 GHz. Both the RF input from the 
circulator and the control input from the driver 
have SMA connectors (Fig.5.23).
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5-6 DRIVER DESIGN CONSIDERATIONS
The main function of the driver is to control the 
operation of the PIN diode switch; that is, to close 
and open the diode switch under the control of the 
data stream from the DPSK logic encoder. The 
functional requirements that define the important 
parameters of PIN diode switch drivers are:
• the format of the driving signal;
• the steady state reverse bias voltage 
and the forward bias current; and
• the switching speed.
5.6.1 FORMAT OF THE DRIVING INPUT SIGNAL
The signals are NRZ data pulses from the output of 
the DPSK logic encoder, whose output is a comple­
mentary ECL level signal. This signal is 
differentially fed to the driver whose input 
configuration consists of a differential amplifier 
with ECL levels. This improves the common mode 
signal rejection capability of the driver and also 
helps to break any possible ground loops by isola­
ting the driver circuitry from the preceding DPSK 
logic encoder and the scrambler circuits.
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5.6.2 THE REVERSE BIAS VOLTAGE 
AND FORWARD BIAS CURRENTS
During the 'ON' transition time of the PIN diode 
switch, forward current is injected into the PIN 
diode switch. This current has to be large enough 
to ensure a small diode dynamic resistance for the 
microwave signal; its value was chosen to be 
30 mA for the present experimental equipment.
During the transition time from 'ON' to 'OFF' state, 
reverse bias current is needed to remove the charge 
stored in the PIN diode during the forward bias 
conditions. This also provides a path for the 
leakage current experienced by the reverse biased 
PIN diode which is being subjected to 50 mW of 
microwave power. To ensure minimum insertion loss 
in the modulator due to the partial conduction of 
the PIN diode during the 'OFF1 conditions, the 
specified reverse bias voltage levels must be main­
tained at the PIN diode switch. In our case, the 
reverse bias voltage has been selected as +10v, from 
the Insertion Loss vs. Frequency Characteristic with 
the reverse bias voltage as a running parameter for 
the MA-47302.
Another overall design objective is to minimize the 
power consumption of the driver and the PIN diode, 
that is:
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- the power dissipated in the PIN diode during 
the forward and reverse bias conditions; and
- the DC power requirement of driver bias 
circuits, regulators, and the fault monitor
circuit.
This objective requires that the driver be simple 
and consist of minimum component count.
5.6.3 SWITCHING SPEED DESIGN CONSIDERATIONS
The switching speed specification is a function of 
the combined performance of the PIN diode assembly 
and the driver. It is not uniquely determined by 
the speed with which the bias currents and voltages 
are being switched into the PIN diode, hence it is 
a complex specification. The high speed limitation 
of the PIN diode has been discussed earlier (Section 
5.4.4). For the driver, the high speed limitation 
is due to the junction capacitance of the semi­
conductor devices, the stray capacitance in 
combination with finite source, and load resistances 
and the feedback capacitance with its Miller effect.
The effect of the above factors has been minimized 
by:
• the use of semiconductor devices that are
inherently fast with low output capacitance, 
such as microwave switching transistors, 
Schottky barrier diodes and PIN diodes;
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• by avoiding deep saturation in the driver 
output stages during the turn-on time, and 
thereby minimizing the effect of storage 
delay caused by the junction capacitance of 
the semiconductor devices;
• by paying particular attention to the circuit 
layout to avoid stray reactances and adhering 
in general to good RF circuit design practice
[5.30].
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5-7 THE DRIVER DESIGN
The driver controls the PIN diode bias conditions in 
response to the data stream. Hence important design 
parameters are the forward current through the PIN 
diode, IF = 30 mA, and the reverse bias voltage at 
the PIN diode, V_, = +10v.
Figure 5.13 shows the circuit schematic diagram to 
achieve the above design parameters. The next sec­
tion describes how this proposed circuit meets the 
objective of switching the forward bias current and 
the reverse bias voltage at high speed. Appendix D 
gives full details on the circuit design.
5.7.1 OPERATION AND IMPLEMENTATION
The manner of operation of the proposed driver 
circuit, as seen in Figure 5.13, can be explained 
by reference to a simplified block diagram of 
Figure 5.14.
With a 'O' at input of the pulse amplifier, +VB
appears at the point A, the PIN diode cathode? 
h e n c e  the PIN diode is reverse biased. In this 
condition, tne PIN diode draws practically no 
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Fig.5.13 : The Schematic Diagram 










Fig.5.14; A Functional Block Diagram of the 







With a '1' at the input of the fast switching 
amplifier, a negative voltage appears at the point 
A, forcing the PIN diode to conduct.
During the transition period from conduction to 
reverse bias condition, there is residual charge in 
the PIN diode, resulting in the transient reverse 
bias current, IR, through the output pull-up resistor, 
R. Now in Figure 5.13, the fast switching amplifier 
action is provided by the combination of the high 
speed ECL-differential amplifier MC-10125; the zener 
diode, Di; the Schottky barrier diodes, D3 and Di+; 
the PIN diode, D2; the microwave transistors, Ti and 
T2; and the resistors, R \, R3, Ri+.and Re: and the 
capacitor, Ci.
The pull-up action is provided by the combination of 
R2, the microwave transistor, T3, and the Schottky 
barrier diode, D5. This circuit provides an active 
pull-up action since the small reverse bias current 
that would otherwise flow through R2 and D 5 into the 
PIN diode is now amplified by the 3-factor of the 
microwave transistor, T3, as shown in the next sec­
tion. This increased value of IR results in 
improved switch-off time of the PIN diode.
The components Cj and L2 are speed-up elements of 
the switch-on and the switch-off times of the PIN 
diode switch. Their action will be explained in the 
next section.
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5.7.2 INCREASING THE SWITCHING SPEED OF THE DRIVER
Once the type of switching PIN diode has been selec­
ted, as well as the form of interconnection between 
the driver and the PIN diode assembly, the only means 
left to the circuit designer to improve the switching 
speed is by the use of passive components in the 
driver circuit.
In Figure 5.13, the driver turn-on time is improved 
by the capacitor, Ci , across the zener diode, Dlf 
thereby providing a shunt path for the logic signal 
current to the fast switching Darlington Circuit of 
Ti and T2. The shunt-path provides a stronger over­
drive for the switching circuit during the turn-on 
times without degrading the turn-off time, since deep 
saturation has been avoided by the use of non-linear 
feedback provided by the Schottky barrier diode, P3.
The only design criterion governing the choice of Ci 
is that it present negligible impedance at the data 
rate frequency. It has been chosen to be 330 pF.
The turn-off time is improved by adding a shunt coil, 
Llr across the Schottky barrier diode, D5. During 
the turn-on time, the forward bias current through 
the PIN diode is established through D5, and once 
steady state is established, this current Is routed 
through L^. During the turn-off period, the current 
through Lj cannot change instantaneously; an induced
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voltage is established across Lj which has the correct 
polarity to turn on the microwave transistor, T3.
Define:
(1 ) XB = the current flowing through the 
base of T3 just after turn-off.
(2) IF = the forward bias current flowing 
through the PIN diode switch.
(3) 3 = the current gain of T3.
(4) T = the data rate period.
Then the charge, Q, stored in the I-region of the PIN 
diode during the forward bias condition for a period 
of T seconds is given by:
Q = Ip T (Eq.5.36)
During the transition from forward bias to reverse 
bias, this charge must be extracted by the reverse 
bias current surge, I_. If the time required toXv
clear the I-region of this charge is T seconds,' s
then:
IF T = Q - IR Ts (Eq.5.37)
hence:
but:
IR = pig, T3 turned on
I_ T F (Eq.5.38)
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Substituting in Equation (5.38), we obtain:
Ts (Eq.5.39)
Thus, T has been reduced by the factor of 3 in s
Equation (5.39) because of the use of the microwave 
transistor, T3. In Equation (5.39), carrier recom­
bination which occurs during the switch-off time has 
been ignored, hence Equation (5.39) gives pessimistic
values of T .s
Now the effect of is to maximize 3lB in Equation 
(5.39), hence Lj must be large enough to saturate T3 
and hold it in conduction long enough to clear the 
I-region of the PIN diode of the charge, Q. It is 
important to note that saturating T3 does not affect 
the switch-on time of the driver, since T3 only 
conducts momentarily during the turn-off times, and 
at other times 1̂  actually shorts the base and the 
emitter of T3. Therefore, after the switch-off 
time, T3 recovers from saturation.
The additional advantage of saturating T3 is that the 
cathode of the PIN diode will then be connected 
directly to the reverse bias power supply, +VR, which 
is +15 volts in our case. This speeds up the removal 
of Q. As T3 comes out of saturation, the reverse 
bias of the PIN diode is held through R2 and L]_, 
hence it decays to the design value of +10v.„
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The selection of the suitable value is calculated in 
the following manner:
If the induced voltage across Iq is denoted by v^ r
V.1 (Eq.5.40)
Using approximation of:
AVj. = L Ü3At
to saturate T 3 an approximately value of Av^ = 2v. 
is required, deducing from the specifications of T3 
HXTR-5103 and the approximation:
AI_ = 30 mA F
At = 5 ns (switching time)
Thus the approximate required value of Lj is:
L x = 300 n H
This was achieved with 4 turns of copper wire 




The circuit schematic of Figure 5.13 was realized on 
a double-sided PCB. High frequency techniques 
have been observed such as ensuring plenty of ground, 
keeping short paths and avoiding earth planes over 
short-path connections. Both the components and 
the copper side earth planes are connected by 
soldered pins along the edge of the PCB. A short 
coaxial cable length is used to connect the data from 
the DPSK logic encoder.
The PIN diode switch assembly is mounted on the PCB 
with screws that run through the PCB and the metallic 
case of the PIN diode assembly. A short wire 
connects the centre pin of the SMA connector of the 
PIN diode control input to the emitter of the micro­
wave transistor, T3. The driver-PIN diode assembly 
is mounted in a metallic box and the RF input of the 
PIN diode assembly interconnects easily to the Port 
2 of the circulator by female-to-female SMA connector 
which runs through the wall of the metallic box.
The RF source, isolators, circulator and the driver­
PIN diode assembly are all mounted on the same wooden
frame.
250
5.8.2 FAULT DETECTION CIRCUIT
As one of the most important components in the trans­
mission system, the RF modulator is mounted in its 
own metallic box, unlike other components of the 
system which are on cards. Hence it is desirable in 
the case of the RF modulator to incorporate a built- 
in fault monitor.
The fault monitor circuit should be simple, consist 
of minimum component count, consume very little power, 
and not load the PIN diode switch, yet it should 
provide an indication about the occurrence of a mal­
function in the PIN diode circuit, the driver, the 
bias power supply, or the logic drive signal.
5.8.3 OPERATION AND IMPLEMENTATION
Figure 5.15 shows the schematic circuit of the fault 
monitor circuit. The fault monitor circuit consists 
of a comparator - one of the spare gates of the 
differential ECL-TTL amplifier, MC-10125. The 
comparator monitors V , the balance voltage between 
the reverse bias voltage level at the PIN diode 
cathode and the negative power supply voltage to the 
MC-10125 amplifier and the Darlington Circuit. V 
is compared with a reference, V^, derived from VBB, 
pin (1) of the MC-10125.














The condition of the driver and the PIN diode is 
indicated by the LED state, 'ON' or 'OFF' in combi­
nation with the input data level. The fault 
monitor circuit has been designed so that the fault 
indication is in the same sense as the applied logic 
level. If a logic 'O' is applied at the input to the 
driver, the LED should be in the 'OFF' state, and if 
a 'l1 is applied, it should light up, that is, the 
'ON' state. Should this not occur, there is a mal­
function in the system.
To achieve this form of fault indication, V is 
connected to the inverting input of the comparator; 
if Vx > VF the LED is off. This is a normal condi­
tion if no drive signal (data) is being applied.
The degree of sensitivity of the fault indication is 
controlled by how much V is greater than V_. By 
adjusting R 2 a loss of more than 3 volts on the 
reverse bias supply, +V , can be indicated while no 
input signal is being applied.
The circuit reveals the following fault conditions:
(1) a shorted PIN diode circuit;
(2) an open-circuited PIN diode circuit;
(3) a low voltage reverse bias;
(4) a loss of forward bias supply; and
(5) a loss of logic input signal.
The manner in which the fault indication is achieved 
is described in Appendix D.
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5-9 EXPERIMENTAL RESULTS
5.9.1 SWITCHING TIME MEASUREMENT
The switching time consists of the switch-on time 
which is the transition period when the diode is 
changing from nonconduction to conduction, and the 
switch-off time is the transition period from conduc 
tion to nonconduction.
Both these times are measured with the CRO after 
phase detection. They are defined as the time 
period between the 10% and 90% points on the phase 
transition waveform [5.23]. Hence the switch-on 
time corresponds to the fall time and the switch-off 
time to the rise time of the phase waveform.
Provided the phase detection diode is operated in 
the square law region, its output voltage will be 
proportional to the RF power. In this case, the 
10% point corresponds to additional insertion loss 
of 10 dB in the output power and the 90% to addi­
tional insertion loss of 0.5 dB. Figure 5.16 shows 
a block diagram of the phase measurement set-up.
A 4 GHz unmodulated carrier is split between two 
arms by a hybrid. One arm transfers the signal 
directly to the output hybrid and the other arm 
contains the RF modulator (the device under test) 
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added to the signal in the first arm, through the 
hybrid. The crystal diode detects the output of 
the hybrid and is displayed on the oscilloscope which 
has a 50-ohm termination. The attenuator is employed 
to ensure that the crystal diode operates in the 
square law region.
The crystal diode extracts the data rate from the 
hybrid output in the following manner:
If the RF signal is sin wjt, where wj is the carrier 
frequency, and the signal out of the second path to 
the hybrid is sin[co1t + <{> (t) ], where <|>(t) is the 
phase modulation, then the output of the hybrid will 
be:
A(t) = sin[uiit + 90° + 90°]
+ sin[wit + <J> (t) ] (Eq.5.42)
The output, vQ (t), of the diode detector will be 
proportional to A2(t).
A2 (t) = sin2(w1t + 180°) + sin2(co1t + <J> (t) )
+ 2sin(u)it + 180°) sinCw^t + 4> (t) )
(Eq.5.43)
The CRO will respond to the lower frequency component 
hence consider:
VQ (t) = 2sin(a)it + 180°) sin(wit + cj> (t) ) 
= -[cos 4> (t) — cos(2a)it + <(> (t) ) ]
(Eq.5.44)
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Therefore the CRO responds to -cos (t) # and <j> (t) 
takes values 0 and tt . Hence the maximum value on 
the CRO display corresponds directly to the required 
phase shift of tt, and the rise and fall times of the 
resultant waveform display give the desired switch- 
off and switch-on times of the RF modulator 
respectively, assuming that the response times of 
the CRO and the diode detector are negligible.
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T E S T  W A V E F O R M S  F O R  T H E  S W I T C H I N G  T I M E S
(a) Figure 5.17a shows the reverse bias voltage
waveform, Vg, at the PIN diode cathode without 
the speed-up inducer, L2. Fast turn-on times 
are obtained, but the cessation of the forward 
bias current is not as abrupt as required and 
exhibits an exponential characteristic as it 
turns off.
Figure 5.17b shows an expanded view of the turn­
on time, which is about 10 ns. This is not 
as fast as required. The turn-on time is only 
affected by the turn-on characteristic of the 
switching Darlington amplifier, hence it is the 
same as shown in Figure 5.19c. The turn-off 
time is affected by the stray reactance at the 
cathode of the PIN diode, and the switch-off 
time is generally slower than the turn-on time 
for nearly all PIN diodes used in switching 
applications [5.27].
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Fig .5 .17a: Reverse bias voltage, VB, at the 
pin diode switch without the 
speed-up inductor, ll 
(showing very slow turn-off times)
Fig»5.17b: Top Trace - Data stream
_ gQ-ttom Trace - Phase waveform
(showing a rise time or switch-off 
time of 10 ns without the speed­
up inductor)
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(b) Figure 5.18a shows VB when the speed-up inductor 
is connected. It shows that the reverse bias 
voltage quickly rises to the full reverse bias 
supply, +VR, of 15 volts and then decays to the 
design value of +10v as the transistor, T3, 
recovers from saturation.
Figure 5.18b is an expanded view of the switch- 
off time. A reduction in the switch-off time 
from 10 ns to less than 5 ns has been achieved 
by the addition of the speed-up inductor.
Figure 5.18c shows an expanded view of the 
switch-on time of less than 5 ns. Hence the 
switching speed design goal has been achieved.
(c) In figure 5.19 we investigate the effect of 
stray capacitive loading on the switching-time 
of the modulator. The capacitive loading of
12.5 pF is provided by the (10:1) probe which 
is used to measure the bias voltage levels at 
the PIN diode cathode. Figure 5.19a shows that 
the turn-off time has, in fact, increased and 
Figure 5.19b shows that it has increased from
5 ns to 15 ns. However, the turn-on time is 
not affected by any capacitive loading at the 
PIN diode cathode, as can be seen in 
Figure 5.19c.
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F ig .5 ,18a: Reverse bias voltage, VR, (5 v/cm) 
at the pin diode switch with the 
speed-up inductor, Ll5 connected.
= +15 volts during the switch- 
off period, and decays to the 
steady state value of + 10 volts
F ig .5 .18b: Top Trace - Data stream, 10 Mbits/s 
Bottom Trace - Phase waveform 
(showing a rise time or switch-off 
time of 5 ns with speed-up inductor, 
Lls connected
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Fig.5 .18c: Top Trace - Data stream (2 v/cm)
Bottom Trace - Phase waveform (5 mV/cm) 
(showing a fall time or switch-on time 
of 5 ns)
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Fig»5.19a: Top Trace - Vg (10 v/cm)
Middle Trace - Data stream (5 v/cm) 
Bottom Trace - Phase waveform (5 v/cm) 
(showing the slow turn-off time due to 
probe capacitance at the PIN diode 
swi tch)
F ig .5 .19b: Top Trace - Data stream
Bottom Trace - Phase waveform 
(showing an expanded view of the switch- 
off time of 15 ns)
Fig050 19c: Top Trace - Data stream
Bottom Trace - Phase waveform 
(showing a switch-on time of 5 ns, 
capacitive loading does not 
affect the switch-on time)
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(d) Applying the criterion of the switching time 
being, at the most, 20% of the data rate, 
acceptable modulation rate for the RF modul­
ator is 25 MHz, which corresponds to 50 Mbits 
as the maximum bit rate that our modulator 
can handle.
Test waveforms with a bit rate of 50 Mbits/s 
are shown in Figure 5.20. The phase transi­
tions are still fairly rectangular, hence the 
RF modulator can still be used for higher 
modulation rates, depending on the intended 
application. However, tests were only 
carried out up to 50 Mbits/s - the limit of 
our available equipment.
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Fi go5.20: Top Trace - A 50 Mbits/s Data stream 
Bottom Trace - Phase waveform at 
50 Mbits/s showing rectangular phase 
modulation
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5.9.2 PHASE ERROR MEASUREMENT
The phase accuracy of the RF phase modulator in 
switching between 0° and 180° was measured by using 
the experimental set-up of Figure 5.21. The data 
input is a DC-level source, which can be varied 
between 'O' and '1'. The local oscillator is the 
4 GHz source, California Microwave, PN 41P-2, and 
the variable RF source is HP 8629C.
Both the RF and local oscillator are divided into 
two paths which feed into two hybrids, A and B, as 
shown, and one path of the RF signal contains the 
RF modulator - the device under test. The outputs 
of the hybrids are detected by a matched crystal 
diode detector pair, HP 8472A, and then fed to the 
two channels of the vector voltmeter, HP 8405, which 
reads the phase difference between the two paths 
directly. The lower hybrid, B, which feeds into 
channel A of the vector voltmeter provides the refer 
ence phase as phase modulation is provided in the 
path which contains the RF modulator.
The principle of the measurement set-up can be 
explained in the following manner:
Let the RF signal frequency be
the local oscillator frequency be
the arbitrary phase of the local oscillator
























( HP ) 8405A
(CM PN41P-2)
Fig.5.21: Phase Error Test Set-up
VECTOR
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the RF phase modulation be <j>(t), and 
“rF " WLO = “IF*
Then the RF signal can be denoted by 
si*1 (“apt)
and the local oscillator by 
sin'(a»LOt <j> )'.
The output of hybrid A is:
vx (t) = sin (oj^t + <j>(t) + 90°)
+ sinCw^t + <J>Q) (Eq.5.45)
and the output of hybrid B is: .
v2 (t) = sin(w t + 90°) + sin (a) _t + <J> )
K r  JLiU O
(Eq.5.46)
Following the steps of Equations (5.42), (5.43) and 
(5.44), the detected component out of the diode 
detector of hybrid A is:
vA (t) = - wL0)t + <j>(t) + 90° - <t>Q]
= cos (uT_t + <ji (t) + 90^ - <t> ) (Eq.5.47)ir O
Following a similar procedure, we obtain, for 
hybrid B :
vB (t) = cos[wIFt + 90° - <f>Q] (Eq.5.48)
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Thus, the only difference between Equations (5.47) 
and (5.48) is the modulation phase shift, <j>(t).
During application of 'O' to the input of the RF 
modulator, Equations (5.47) and (5.48) are identical; 
any imbalance due to slow drift in the frequency 
sources is adjusted out by the phase offset adjust­
ment of the vector voltmeter, so that the phasemeter 
reads 0°. During application of a '1' to the RF 
modulator, the phase shift is read directly on the 
phasemeter. This procedure is repeated at each 
test frequency and the result is a Phase Error vs 
Frequency Characteristic, as seen in Figure 5.22.
Bandwidth of the RF modulator can be defined as the 
frequency band over which the phase error is less 
than 10°, which is the frequency band from 3.7 GHz 
to 4.7 GHz, hence the bandwidth is approximately 
1 GHz.
5.9.3 INSERTION LOSS MEASUREMENT
The average insertion loss of the modulator was 
measured by monitoring the input power to the RF 
modulator and its output power at a number of points 
in the frequency band of interest (3.7 - 4.7 GHz).
The measurements are taken with the modulator running 
at 10 Mbits/s.
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F R E Q U E N C Y  (GHz)
F i g . 5 . 2 2 : P h a s e - e r r o r  and I n s e r t i o n  












In general, m o d u l a t o r  i n s e r t i o n  loss is n o t  equal in 
b o t h  bias states, as is s hown in S e ction 5.4. It is 
d o m i n a t e d  by  the f o r w a r d  b i a s  i n s ertion loss, but 
since the p o w e r  r e a d i n g s  are t a ken w i t h  the m o d u l a t o r  
on load, a v e r a g e  i n s e r t i o n  loss is measured. The 
HP 4 3 5 A  RF p o w e r  m e t e r  and the HP  8620C v a r i a b l e  
f r e q u e n c y  RF source w e r e  employed. The Insertion  
Loss vs F r e q u e n c y  C h a r a c t e r i s t i c  is p l o t t e d  In 
F i g u r e  5.22, and it shows t h a t  the a v e r a g e  insertion 
loss of the m o d u l a t o r  stays c o n s t a n t  at 3.3 dB over 
the f r e q u e n c y  b a n d  of interest.
TEASE ERROR AND INSERTION LOSS ANALYSIS
The m e a s u r e d  i n s e r t i o n  loss of t h e  Isolators (UD 3743). 
e m p l o y e d  in the p r o j e c t  w a s  0.5 dB at 4 GHz and for 
the c i r c u l a t o r  (UD 3741) it was also 0.5 dB. The 
m e a s u r e d  av e r a g e  i n s e r t i o n  loss of t h e  m o d u l a t o r  was
3.3 dB; this c o n s i s t e d  of t h e  i n s e r t i o n  loss of:
- the two Isolators = 1 dB
- the c i r c u l a t o r  (twice) = 1 dB
and thus the PIN diode switch insertion loss can 
therefore be estimated to be 1.3 dB - this includes 
the losses In the transmission line, the PIN diode 
itself, and the intervening mismatch between the 
diode mount and the circulator.
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The measured isolation of isolators was 27 dB, and 
for the circulator it was 20 dB at 4 GHz. The 
measured VSV7R for the circulator in the frequency 
band of interest is 1.2, and the measured VSWR for 
the PIN diode assembly is 1.25. Thus, from Equa­
tion (.5.22) we can estimate maximum phase error due 
to the existing mismatch as:
e = ±100(1.25 - 1)P
= ±25°
This gives the worst possible performance.
In practice, the actual phase error due to the above 
cause will be determined by the total length of the 
transmission line of the PIN diode switch [5.16], 
and the parasitic reactances existing at the inter­
connection between the diode mount and the circulator 
- hence it is important to ensure a good connection 
between the two. The worst case performance with 
respect to phase error is often not achieved in 
practice, because the phase errors due to different 
causes tend to cancel each other out, leaving the 
phase error within the required margins over a 
limited frequency range (the bandwidth.) .
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5-10 SUMMARY
This section completes the design, construction 
and performance tests on the digital RF modulator 
with the following characteristics:
Centre frequency 4 GHz
Nominal phase shift 180°
Peak power (duty cycle 1:1) 50 mW
Number of switching diodes 2
Number of bits 1
Data rate (10-30) Mbits/s
Forward bias current 30 mA
Reverse bias voltage +10 v
Switching speed 5 ns
Bandwidth 1 GHz
Average insertion loss 3.3 dB
Phase error < 10°
VSWR of PIN diode assembly 1.25
A picture of the hardware realization of the 
digital RF modulator is shown in Figure 5.23.
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F i g . 5.23: The Digital RF






The previous Chapters have described in detail the 
principles of operation, the circuit design tech­
niques, implementation characteristics and 
performance measurements for each sub-unit of the 
digital microwave system.
This Chapter concludes the work with a general 
description of the interconnected sub-units and the 
performance tests on the overall digital system. A 
brief review of the work undertaken in this project 
is given, as well as possible extension of it.
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6.2 S Y S T E M  DESCRIPTION
The b l o c k  d i a g r a m  of the i m p l e m e n t e d  s y s t e m  is shown 
in Fig. 1.1, w h e r e  the m a j o r  s y s t e m  b l o c k s  are: the 
A D M  Coder, S c r a m b l e r  and E rror P r o p a g a t i o n  Limiter, 
D P S K  Logic, RF Modul a t o r ,  RF Receiver, DPS K  D e m o d u ­
lator, Dat a  R e g e nerator, C l o c k  Recovery, Descrambler, 
and A D M  Decoder. The D e c o d i n g  E r r o r  p r o p a g a t i o n  
c i r c u i t  is p a r t  of the A D M  D e c o d e r  circuit.
The A D M  C o d e r  rece i v e s  a w i d e b a n d  a n a l o g  signal 
(DC - 1 M H z ) , w h i c h  is d i g i t i z e d  at a sampl i n g  rate 
of 10 MHz (adjustable up to 50 M H z ) . The o u t p u t  is 
a serial NRZ b i t  stream. A  d i gital i n t e g r a t o r  is 
e m p l o y e d  and c o n s e q u e n t l y  a t r a n s m i s s i o n  e r ror will  
c a use a p e r s i s t i n g  error in the step size m a g n i t u d e  
at the A D M  Decoder. A  m e a n s  of d i s s i p a t i n g  t r a n s ­
m i s s i o n  erro r s  at the D e c o d e r  is p r o v i d e d  b y  the 
E r r o r  P r o p a g a t i o n  L i m i t e r  circuit.
The E r r o r  P r o p a g a t i o n  L i m i t e r  c i r c u i t  conve r t s  the 
a m p l i t u d e  e n c o d i n g  bit s t r e a m  w i t h o u t  a d d i n g  any 
r e d u n d a n t  bits. Its o u t p u t  feeds into the Scrambler 
w h i c h  r a n d o m i z e s  the b i t  stream, a i d i n g  b i t  s y n c h r o ­
n i z a t i o n  in the receiver. The S c r a m b l e r  consists of 
a 1 0 - s t a g e  f e edback shift r e g i s t e r  w h i c h  achieves  
s c r a m b l i n g  w i t h o u t  a d d i n g  any r e d u n d a n t  b i t s  by 
c a r r y i n g  out m o d u l o - 2  a d d i t i o n  on the b i t  stream.
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The o u t p u t  of the S c r a m b l e r  is fed to the DP S K  L ogic  
w h i c h  carries o u t  a d i f f e r e n t i a l  p h a s e  e n c o d i n g  
scheme on the serial b i t  stream. The o u t p u t  bit 
s t r e a m  is, in turn, fed to the Di g i t a l  RF M o d u l a t o r  
w h i c h  m o d u l a t e s  the p h a s e  of a s i n u s o i d a l  m i c r o w a v e  
carrier. The D i g i t a l  RF M o d u l a t o r  c onsists of an 
RF c a r r i e r  signal source, driver, and P I N - d i o d e  
switch. The d r i v e r  ch a n g e s  the input E C L  vo l t a g e  
levels to v o l t a g e  levels v a r y i n g  from - 2 V  to +15V, 
a n d  in j e c t s  c u r r e n t s  of up to 30 m A  into the P I N ­
d i o d e  switch. The Di g i t a l  RF M o d u l a t o r  achieves 
s w i t c h i n g  speeds of less than 5 ns, i n s e r t i o n  loss
3.3 dB, and a p h a s e  e r r o r  less 3°, at the o p e r a t i n g  
c a r r i e r  f r e q u e n c y  of 4 GHz.
The o u t p u t  of the RF M o d u l a t o r  is c o n n e c t e d  to the 
t r a n s m i s s i o n  medium. F o r  test purposes, the t r a n s ­
m i s s i o n  ch a n n e l  c o n s i s t e d  of eith e r  the air m e d i u m  
or a c o a x i a l  cable. In the case of the radio 
channel, the o u t p u t  of the RF M o d u l a t o r  w a s  c o n n e c t e d  
to a h o r n  a n t e n n a  (available in the laboratory) 
t h r o u g h  a c o a x i a l  cable and a c o a x i a l - t o - w a v e g u i d e  
t r a n s i t i o n  adapter. The hop len g t h  w a s  a b o u t  2 
m e t r e s .  A  m a t c h i n g  a n t e n n a  w a s  u s e d  on the r e c e i v e r  
side.
The RF R e c e i v e r  c o n s i s t s  of a m i x e r  a n d  local RF 
O s c i l l a t o r  w h i c h  p r o d u c e  an IF f r e q u e n c y  of 100 MKz. 
T h e  m i x e r  o u t p u t  is amplified, b a n d  limited, and
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a m p l i t u d e  limited, p r i o r  to d e m o d u l a t i o n  by the 
D P S K  Demodulator. The d e m o d u l a t e d  o u t p u t  b i t  stream  
is a m p l i f i e d  and fed to the data r e g e n e r a t o r  s u b ­
system, w h e r e  it is r e - t i m e d  and regenerated.
The o u t p u t  of the data r e g e n e r a t o r  consists of a 
serial NRZ b i t  s t r e a m  at 10 M b i t s / s  and a stable 
c l o c k  at 10 MHz. The b i t  s t r e a m  is d e r a n d o m i z e d  by 
the D e s c r a m b l e r  w h i c h  c a r ries out a m o d u l o - 2  s u b t r a c ­
tion. The Descra m b l e r ,  like the Scrambler, consists 
of E C L - l o g i c  devices, and its out p u t  is fed to the 
E r r o r  P r o p a g a t i o n  L i m i t e r  De c o d e r  wh e r e  it is 
r e c o n v e r t e d  to the a m p l itude e n c o d i n g  bit stream.
The o r i g i n a l  a n a l o g  signal is r e c o v e r e d  b y  a d i g i t a l ­
t o - a n a l o g  c o n v e r s i o n  in the A D M  Decoder.
A  su m m a r y  of the m a j o r  s y s t e m  c h a r a c t e r i s t i c s  is as
shown below:
S y s t e m  C h a r a c t e r i s t i c s :
A / D  and D / A  i n t e r f a c e
D a t a  o u t p u t  format 
I n p u t  b a n d w i d t h
S c r a m b l e r / D e s c r a m b l e r
C a r r i e r  f r e q u e n c y  
S t a b i l i t y
P o w e r  o u t p u t  (at the 
circulator)
M o d u l a t i o n  type
S w i t c h i n g  speed
F a s t  A D M  C o der
120 nsec conve r s i o n  time)
NRZ
0 - 1  MHz
10-bit e q u i v a l e n t  p s e u d o ­
r a n d o m  b i t  generator
4 GHz 
0.005%
13 d B m
2-level B P S K
5 ns
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Data C a p a c i t y  
IF F r e q u e n c y  
E r r o r  C o d i n g
D e m o d u l a t i o n
30 M b i t s / s  
100 MHz
E r r o r  P r o p a g a t i o n  
L i m i t e r
D i f f e r e n t i a l  C o h e r e n t  PSK
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6.3 S YS T E M  EVALUATION
All the v a r i o u s  sub - u n i t s  of the digital m i c r o w a v e  
system, w i t h  the e x c e p t i o n  of the DPSK system, have 
b e e n  i n d i v i d u a l l y  tested, and are known to be 
working. The c o n f i g u r a t i o n  of the DP S K  s u b s y s t e m  
d i s a b l e s  b a c k - t o - b a c k  tests; h ence its p e r f o r m a n c e  
can be e v a l u a t e d  as p a r t  of the e n t i r e  RF system.
The q u a l i t y  of t r a n s m i s s i o n  of the digital m i c r o w a v e  
s y s t e m  is b e s t  a s s e s s e d  by m e a s u r i n g  its b i t  error 
rate vs c a r r i e r - t o - n o i s e  ratio (BER vs CNR) c h a r a c ­
teristic, a l t h o u g h  an a s s e s s m e n t  can still be made 
b y  m e a n s  of the ' e y e 1 d i a g r a m  of the o u t p u t  of the 
DP S K  D e m odulator.
The setup for the B E R  m e a s u r e m e n t  is shown in Fig.
6.1. It c o n s i s t s  of DPSK logic, RF Modulator,
RF Receiver, DPS K  Demodulator, Regenerator, 
S c r a m b l e r / D e s c r a m b l e r , a w h i t e  n oise source and a 
fre q u e n c y  counter. V a r i a b l e  step attenuators,
A T T l  a n d  ATT2, are p r o v i d e d  to control the carrier, 
noise levels, and to set the c a r r i e r - t o - n o i s e  ratios.
A n  initial m e a s u r e m e n t  setup is to use a po w e r  m e t e r  
to ensure, b y  v a r y i n g  A T T l  and A T T 2, that equal powers 
are r e c e i v e d  fro m  the signal p a t h  side and the noise 
source p a t h  side. This p r o v i d e s  the 0 dB C N R  level
w h i c h  is r e a d  f r o m  the v a lue of ATT2.
Fiq.6.1: The BER measurement setup
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To o b t a i n  a range of v a l u e s  for CNR, A T T 2  is vari e d  
w h i l s t  A T T l  is k e p t  constant. The c o r r e s p o n d i n g  
v a l u e s  of B E R  are obtained, u s i n g  the p r o c e d u r e  
o u t l i n e d  for F i g . 3.15 in C h a p t e r  3. The B E R  vs 
C N R  c h a r a c t e r i s t i c  is g iven by curve 2 in F i g . 6.2.
The m e a s u r e m e n t s  of curve 2 can be c o m p a r e d  w i t h  the 
t h e o r e t i c a l  e r r o r  p e r f o r m a n c e  w i t h o u t  taking into 
a c c o u n t  i n h e r e n t  t h e o r e t i c a l  d e g r a d a t i o n  in the 
t r a n s m i s s i o n  channel. The r e s u l t  is g iven by 
c urve 1 in F i g . 6.2. C o m p a r i s o n  of the two graphs 
shows that an a d d i t i o n a l  3 dB in C N R  is requ i r e d  on 
top of the t h e o r e t i c a l  v a l u e  of 10.5 dB to obtain 
B E R  of IQ - 6 .
The o b s e r v e d  d e g r a d a t i o n  in the B E R  w i t h  re s p e c t  to 
the t h e o r e t i c a l  r e s u l t  c o u l d  be c o n s i d e r e d  to be the 
c o m b i n e d  e f f e c t  of n o n - l i n e a r i t i e s  in the RF channel, 
i m p e r f e c t  filter c h a r a c t e r i s t i c s ,  D P S K  Demodulator, 
S c r a m b l e r / D e s c r a m b l e r  e r r o r  e x t e n s i o n  degradations, 
as w e l l  as the RF M o d u l a t o r  and R e g e n e r a t o r  d e g r a d a ­








Fig-6.2: The BER vs CNR characteristics
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6.4 SU M M A R Y
C h a p t e r  1 i n t r o d u c e s  the p r o j e c t  o b j e c t i v e s  and the 
a p p r o a c h  a d o p t e d  in a t t e m p t i n g  to m e e t  them, w hile 
C h a p t e r s  2 to 5 o u t l i n e  the d e v e l o p m e n t  of the 
d i g i t a l  m i c r o w a v e  link.
In C h a p t e r  2, a fast d i g ital A D M  codec is described. 
D e l t a - m o d u l a t i o n  all o w s  changes in the input signal 
to be e n c o d e d  into a o n e - b i t  per sample code only, 
a n d  this re s u l t s  in an i m p r o v e d  b a n d w i d t h  u t i l i z a ­
t i o n  e f f i c i e n c y  over tha t  o b t a i n e d  w i t h  the PCM 
systems. A  w i d e b a n d  A D M  codec has be e n  r e a l i z e d  
t h a t  has a h i g h  speed of o p e r a t i o n  and s i m p l e ' c o d i n g  
algorithm. Its u p p e r  s a m p l i n g  f r e q uency limit is 
set by  the cod i n g  s peed of the DAC employed, w h i c h  
is 50 MHz in our case. The use of the D M  coding 
t e c h n i q u e  has r e s u l t e d  in a m u c h  s i m p l i f i e d  overall 
s y s t e m  c o n f i g u r a t i o n  since no w o r d  s y n c h r o n i z a t i o n  
is necessary.
In C h a p t e r  3, w e  d e s c r i b e  a h i g h - s p e e d  data r e g e n e ­
r a t o r  s u b s y s t e m  w h i c h  c onsists of the clock recovery  
a n d  the p u l s e  r e c o n s t i t u t i o n  circuits. The h e a r t  of 
the c l o c k  e x t r a c t i o n  c i r c u i t r y  is a r e a d i l y - a v a i l a h l e  
P L L  c h i p  w h i c h  has o r d i n a r y  high f r e q uency limit of 
30 MHz, b u t  can be e x t e n d e d  to 60 MHz. The PLL 
a p p l i c a t i o n  achi e v e s  the adv a n t a g e  of u n c h a n g e d  h a r d ­
w a r e  i m p l e m e n t a t i o n  ove r  a large range of data rates.
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D e v e l o p m e n t  of DP S K  logic, RF R e c e i v e r  and RF D e m o d ­
u l a t o r  is d e s c r i b e d  in C h a p t e r  4. The use of the 
DPS K  t e c h nique has r e s u l t e d  in a s y s t e m  w h i c h  has 
simple b u t  r o b u s t  i m p l e m e n t a t i o n  in that carrier 
s y n c h r o n i z a t i o n  has n o t  bee n  r e q u i r e d  and p hase 
a m b i g u i t y  has b e e n  e l i m i n a t e d  in the receiver.
In C h a p t e r  5 we  d e s c r i b e  the d e v e l o p m e n t  of a digital 
RF M o d u l a t o r  w h i c h  e m p l o y s  h i g h - s p e e d  P I N - d i o d e s  to 
e f f e c t  p a t h - l e n g t h  switches. The RF m o d u l a t i o n  
t e c h n i q u e  e m p l o y e d  is b i p h a s e  shift k e y i n g  p e r f o r m e d  
d i r e c t l y  on the RF ca r r i e r  w h i c h  r e s ults in simpler 
c i r c u i t r y  and faster s w i t c h i n g  times. The RF M o d u ­
la t o r  a c h i e v e s  da t a  rates gr e a t e r  than 50 Mbits/s.
In c onclusion, the p r i m a r y  o b j e c t i v e  of this w o r k  
h a s  b e e n  a c h i e v e d  - a de l t a  m o d u l a t e d  di g i t a l  m i c r o ­
w a v e  link has b e e n  developed. Its b a s i c  p r inciples  
of operation, c i r c u i t  d e s i g n  and h a r d w a r e  d e v e l o p m e n t  
h a v e  b e e n  p r esented, a n d  its p e r f o r m a n c e  asse s s e d  in 
terms of c o n v e n t i o n a l  o b j e c t i v e  m e a s u r e m e n t s .  The 
h i g h - s p e e d  c a p a b i l i t y  of the s y s t e m  w a s  a c h i e v e d  w i t h  
r e a d i l y - a v a i l a b l e  c o m m e r c i a l  c o m p o n e n t s  - the use of 
h i g h - s p e e d  logic was a l m o s t  exclusive.
Some a s p e c t s  of the w o r k  c a r r i e d  out h e r e  e m e r g e  as 
p o s s i b l e  e x t e n s i o n  projects. These i n c l u d e  the 
d e v e l o p m e n t  of a c o m p u t e r  s i m u l a t i o n  m o d e l  of the 
w h o l e  d i g i t a l  m i c r o w a v e  system, w h i c h  w i l l  enable 
a n a l y s i s  of the h a r d w a r e  n o n - l i n e a r i t i e s  and the
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s e n s i t i v i t y  of the s y s t e m  B E R  to v a r i o u s  sources of 
errors, such as t i m i n g  erro r s  in the c l o c k  r e c o v e r y  
c i r c u i t  and RF M o d u l a t o r ,  and D e m o d u l a t o r  d e g r a d a ­
tions .
The s y s t e m  w a s  i n t e n d e d  for sho r t - h o p  l a b o r a t o r y  
e x p e r i m e n t a l  work, h e n c e  the p o w e r  level (50 mW). , 
and the size of the a n t e n n a e  e m p l o y e d  was rather 
small. E x t e n s i o n  of the system to h i g h e r  p ower 
levels b y  use of s a t u r a t i n g  s o l i d -state c i r c uitry 
is feasible. F u r t hermore, the system has su f f i c i e n t  
f l e x i b i l i t y  to i n c o r p o r a t e  m i c r o w a v e  repeaters and 
s p e c t r u m  e f f i c i e n t  RF m o d u l a t i o n  techniques.
The s y s t e m  can find a p p l i c a t i o n  in l a b o r a t o r y  i n v e s ­
t i g a t i o n s  of the influence on e rror rate in digital 
ra d i o  systems of factors such as a d d i t i v e  noise, 
i n t e r s y m b o l  interference, gain and p h a s e  n o n ­
linearities, ch a n g e s  in the op e r a t i n g  condi t i o n s  of 
the clock r e c o v e r y  c i r c u i t  or c o m b i n a t i o n s  of these 
d i s t u r b a n c e s .
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U1 = me 1648 —̂  Phase locked Oscillator
-5v I
U2 = me 10116 
UB = me 10107
Fiq. A.4: PATTERN DETECTOR CIRCUIT SCHEMATIC
U1 = U 2 = U3 = me 10131
U5 =mc 10107 (differential line transmit ter )U4 = mc 10116 (differential line u£> - me i oioi receiver )
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Bit memory 
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Fig. A.5 :
’ ’ ' ’ ' ' The schematic diagram
of the power distribution 
circuì t.
Notes :
U1 = LM 7805 
U2 = LM 7815 
UB = LM 7915 LW
U4 = U5 = U6 =,7905
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OF THE DATA REGENERATOR 
CIRCUIT
Notes • U1= UA = gjA 733
U2= me 10107 
U3 = NE/SE 561 
U 5 = m c 10116 
U 6 = m c 10131 
All resistors arc in ohms 










F l g . B . l :  Sheet 2 /2
APPENDIX C













































I Data out to ADM decoder










U1 = mc 10116= Line receiver 
U2 = U4 = U5= U6 = U7= U8 
= me 10131
U3 = me 10107





D-l CIRCUIT DESCRIPTION OF THE DRIVER
The circuit schematic of the driver is shown in 
Figure D.l. The two input amplifiers of Ul (MC-1025) 
a r e differentially driven and their outputs tied 
together to improve the current sinking capability 
needed to drive the Darlington Circuit.
The required fast switching action is provided by the 
Darlington Circuit, which consists of the microwave 
transistors, T l and T 2 ; the Schottky b a rrier diodes, 
D 3 and D ^ ; and the PIN diode, D 2 . The zener diode,
D x, with a breakdown voltage of 5.6v is only for bias 
purposes. The bias design is such that the Darlington 
Circuit will be turned on once the driving TTL logic 
signal from Ul exceeds 1.5v. R 1 is a pull-up r e sis­
tor for the TTL output of Ul/1.
Fast turn-on times are obtained if the Darlington 
Circuit operates in the saturation mode, but the 
turn-off times will be slow because of an accumula­
tion of charge in the base region of both T x and T 2 
due to the excess current needed to drive the
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transistors into saturation. An approach adopted 
here has been to overdrive transistors but to avoid 
deep saturation by the use of nonlinear feedback.
Fro m  Koehler's work [5.4], we deduce that an 'ideal' 
transistor switch is that which has no feedback over 
the active region, but has high feedback shortly 
before saturation is reached.
In Figure D.l, the nonlinear feedback is provided by 
the base-to-collector feedback Schottky diode, D 3 , 
and the voltage bias shifter diode, D2 . D3 provides 
the desirable feedback characteristics, that is, a 
high impedance in the active region and a sharp 
decrease in impedance just before saturation. The 
diode, D2 , raises the voltage level at which the 
feedback starts to be effective; this is necessary 
if feedback is to be effective before saturation 
actually occurs.
The required properties of the diodes, D2 and D 3 , 
are that they have faster switching times than those 
required for the system. D 3 should have a low capa­
citance and low forward bias voltage drops, in 
addition to fast switching times [5.5], hence the use 
of Schottky barrier diodes, HP 5082-2800, with - 
switching times of less than 1 ns. It is desirable 
that D 2 have a higher forward bias voltage drop than 
D 3 and lower switching times (higher s t o r a g e ) , hence 
the use of the PIN diode, MA-47302.
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The Darlington Circuit of and T2 without R5 and 
Di* behaves like one transistor with the emitter drop 
twice the normal, and it also acts like a slow trans­
istor since Ti cannot turn off T2 quickly. This 
problem is taken care of by a base-emitter resistor,
R5, which also prevents the leakage current of Tj 
from biasing T2 into conduction. In addition, without 
Di* , whenever T̂  turns off, D2 goes into the cut-off 
mode, hence to reverse, bias current can be drawn to 
turn off T2 - thus Di+ is a speed-up Schottky barrier 
diode.
Define the following quantities:
Vsat = collector-emitter voltage of
T2 at saturation;
= the base-emitter voltage of Tj;
= the base-emitter voltage of T2;
= the forward bias voltage level of D2; 







VBE1 + VBE2 + VD2;
= the forward bias voltage of D3.
Now, so long as:
VF - VCE < °'
D3 will be reverse biased and the nonlinear feedback 
will be inoperative.
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Once the Darlington Circuit is driven hard
V CE approaches V g a t ;
when this happens:
V F V CE > 0 '
hence, D 3 starts to conduct when
V - V  = V F CE v D3
Thus, if V  ^ is small, as it is in Schottky barrier 
diodes (~0.5v), V^ E is held from going below by 
an amount of more than • Hence by robbing current 
from the base of Tj as the T 2 nears saturation, D 3 
ensures that only the current necessary to drive T 2 
to the edge of saturation flows into the base of T lf 
so deep saturation is avoided.
THE SELECTION OF COMPONENTS
This section looks briefly at the selection of crit­
ical passive components, and these are R 2 and 
(R3 + R^) . The selection of R 2 involves a trade-off 
between power dissipation and the switching speed of 
the driver. If R 2 is made larger, less current is 
available to be amplified by T 3 to provide the 
reverse bias current surge to switch off the PIN 
diode switch, and hence the turn-off time is slower; 
and the smaller R 2 is made, the more current flows 
through the collector of T 2 during forward bias con­
ditions. The values of current through R 2 of between
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1 and 5 mA are normally thought reasonable [5.1].
We have selected a value of 5 mA and, consequently, 
R2 to be 3.3 Kft.
The forward bias current of the PIN diode switch is 
30 mA, hence the collector current of T 2 is allowed 
to be 35 mA by choosing (R3 + R̂ ) as 80 ohms. The 
regulator, U4, which provides the reverse bias 
voltage for the PIN diode is current limited to 
40 mA in order to provide current protection for the 
transistor, T3.
TEE FAULT MONITOR CIRCUIT - FAULT INDICATIONS
(1) The shorted PIN diode circuit: If the PIN diode 
switch is shorted, the reverse bias voltage will 
not be established at the PIN diode cathode; 
hence, Vx < V^y hence the LED lights up with
no data input - a malfunction condition.
(2) The open-circuited PIN diode switch: Under 
normal conditions, an application of a * 1 ' at 
the input to the driver will light up the LED.
If the PIN diode switch is open-circuited, an 
application of logic level *1 * at the input 
will not light up the LED - a malfunction
condition.
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(3) Low reverse bias voltage: A low reverse bias
voltage will be indicated in the same way as a 
shorted PIN diode; that is, the LED lights up 
with no data applied.
(4) Loss of forward bias supply: The loss of the 
-5v forward bias supply will be indicated by 
the LED being off, even when a *1' is applied 
at the input.
(5) Loss of logic input signal: Should the logic 
input signal be lost while the system is in 
operation, the LED will go off - a malfunction 
condition. The RF modulator works with near­
maximum bit rate at all times because of the 
scrambler; the LED going off during system 
operation can only mean total system failure 
or lack of driver response to the logic signal.
